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1. Introduction
The key point in the success of the semiconductor industry is its ability to continuously provide
electronic products with decreasing cost per function as well as, at the same time, increasing
performance. This is a result of a steady reduction in the feature size combined with a steady
rise in density. In this framework, MOSFETs are being aggressively scaled down to dimensions
well below 100 nm. However, at a given device dimension, the scaling of the physical processes
breaks down and new phenomena that are absent in larger structures can dominate device behav-
ior. The SIA roadmap (SIA - Semiconductor Industry Association 1997) predicts a minimum
feature size of 35 nm and 108 transistors per cm2 for the commercial CMOS technology around
2012. It is now quite obvious that the behavior of the devices that will build up the circuits
produced with this technology will significantly deviate from the behavior of their counterparts
of greater dimensions. This means that the modeling and characterization community has to
quickly respond to the challenges related to the further shrinking of device size. Subsequently, if
devices are not properly characterized and modeled, this can turn out to be a barrier for further
development in the semiconductor industry. The main scope of this work is to help and speed up
the proper characterization and modeling of sub-100 nm MOSFETs.
The main purpose of modeling and characterization is to make possible the quantitative in-
vestigations needed for optimization and diagnosis, but it is also important to provide insight into
technology directions and potentials. Even if the requirements for the commercial application
of a particular technology node are not met, modeling and characterization is still a very useful
activities since it provides many important technical insights.
Characterization and modeling are known to consist of three steps that are intimately related:
1. Elaboration of Models: Models are mental abstractions of reality, created with the help of
mathematical tools.
2. Simulation: Taking advantage of modern computational facilities, models can be imple-
mented in computer codes, which can then be used to predict the behavior of objects under
study in an efficient way.
3. Calibration and Validation: The results obtained in the simulation step are compared to
representative experimental data to validate the model and to obtain adequate numerical
values for parameters.
These three activities compose a cycle that can be interactively repeated until a suitable model
is achieved.
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In the scope of the work presented in the next chapters, electrical measurements were car-
ried out on samples processed at the facilities available at the Lehrstuhl fu¨r Baulemente der
Elektrotechnik. The measured data represents the reality to be modeled. This work deals with
physical models. Physical models intend to represent mathematically the understanding of the
physical properties of the devices being studied.
In the subsequent steps, the experimental data obtained is compared to the predictions of
available models, some of them implemented in simulators. Numerical values for parameters
are obtained and the adequacy of the model is checked. If the model shows deficiencies, a new
approach to overcome the deficiencies is proposed. Eventually the cycle is repeated, with new
measurements and simulations being performed. This is the methodology used in this work.
The term mesoscopic phenomena, the main subject of this work, has been introduced to de-
scribe the characteristics of systems that are neither microscopic (one or few atoms) nor macro-
scopic. Meso is borrowed from the Greek, meaning middle. In such systems the wave nature of
electron transport or the discrete charge nature of electrons may become relevant.
Before the main results obtained are reported, the basic theory needed to follow the dis-
cussions undertaken is reviewed in chapter 2. A brief description of the particular technology
used to process the devices studied is also presented in this chapter. In the next chapter, sample
preparation and the experimental setup used for electrical characterization are described.
In chapter 4 experimental results showing mesoscopic phenomena in the electrical behavior
of sub-100 nm MOSFETs at low temperature are presented.
Unexpected periodic oscillations with negative differential resistance (NDR) are present in
the ID x VG characteristics. The oscillations, present from sub-threshold up to strong inversion,
are reproducible from sample to sample and with temperature cycling. Investigations are under-
taken to verify if there is a relation between device geometry an oscillation pattern. Measure-
ments are carried out at temperatures between 300 mK and 35 K, and magnetic fields up to 15 T
are applied.
This is the first time that such phenomena are reported for a conventional bulk MOS sys-
tem, suggesting that the electrical behavior of ultra short channel devices may still be an open
question.
In chapter 5 various electric transport models for small size MOS systems are studied. For
several reasons, Coulomb blockade seems to be a rather plausible explanation for the mesoscopic
phenomena presented in chapter 4, although some questions, discussed in sections 5.5 and 5.6,
remain open.
In chapter 6 another single electron switching phenomena is discussed. Namely, the possibil-
ity of studying the behavior of individual defect sites in the oxide is demonstrated. The capture
and emission of charge carriers from a single defect site brings up discrete changes in the drain
current. This is known as the random telegraph signal (RTS). Studying the bias-voltage depen-
dence of the RTS it is possible to determine the geometrical and energetical location of these
defects. It is shown that a trap can be used as a probe into the local surface potential. It is also
shown that the behavior of the RTS does depend on the properties of the channel electrons close
to the defect state, making RTS analysis a valuable way to study effects as Coulomb scattering,
electron gas heating and the mechanisms of relevance for electrical channel formation in very
small area devices.
11
If the active device area is decreased, the relative importance of the channel region affected
by the defect increases. The study of the random telegraph signal in very small area devices is
thus of significance. Noise in general, and the RTS noise in particular, may become an issue for
advanced circuitry. The steady lowering of the supply voltages combined with the decrease in
device active area will make systems more sensitive to fluctuations in device characteristics.
The investigations carried out in this work intend to contribute to the better understanding of
the properties of ultra short MOS devices, a necessary issue to produce optimized and reliable
systems, leading ultimately to better products.
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2. The MOSFET
This chapter starts with a brief review of the operation principles of the Metal Oxide Semiconduc-
tor Field Effect Transistor (MOSFET), followed by a description of the temperature dependence
of the parameters relevant to this work. After that the effects of the quantization of the transverse
electron motion in the inversion layer are discussed.
The last section of this chapter describes briefly the particular technology used to process the
devices at nanoscale.
2.1 Principles of Operation
The MOSFET is a four terminal device, as shown in Fig. 2.1. The gate and the bulk terminals
define a capacitor where the gate is insulated from Si by a dielectrica, such as SiO2. The region
beneath the gate oxide and between source and drain is called the channel. First, it will be
assumed that bulk, drain and source are at the same potential. Depending on whether VG, the
voltage between gate and the other terminals, is equal to, less than, or greater than the flat-
band voltage VFB, the channel can be in the flat-band condition, in accumulation, in depletion
or inversion. The flat-band voltage is the external voltage used between the gate and the bulk
terminals to keep the channel neutral by canceling the effects of the contact potentials and the
”parasitic” charge that exists within the oxide as well as at the oxide-semiconductor interface.
For the NMOS device of Fig. 2.1, if a voltage less than the flat-band voltage is applied
between gate and bulk a positive charge is induced at the oxide-semiconductor interface. As the
bulk is p-type, accumulation of excess holes occur at the interface.
If VG increases above VFB the positive charge on the gate will induce a negative charge in the
channel. If VG is not much higher than VFB, the positive potential at the surface with respect to
the bulk will simply drive holes away from the surface, leaving it depleted from mobile carriers.
This condition is called depletion. The charge in the channel consists of ionized acceptor atoms.
If VG increases further, more acceptor atoms are uncovered and the potential in the chan-
nel becomes sufficiently positive to attract a significant number of free electrons to the surface.
Eventually, with a sufficiently high VG, the density of electrons will exceed that of holes at the
surface. Now one has the so called inversion layer.
The inversion layer is contacted electrically at the two ends by the source and the drain. By
applying a voltage between these ends, a current can be caused to flow in the layer. Since the
number of carriers available for conduction depends on the gate potential, the latter can be used
to create or eliminate the inversion layer as well as to modulate its conduction.
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Figure 2.1: Simplified structure of a n-channel MOS transistor.
2.1.1 The Inversion Layer
Due to the importance of the inversion layer in this work, it will be now examined in quanti-
tative detail. In Fig. 2.2 the bandbending of the semiconductor in the channel region is shown.
The bandbending is described by the quantity eφ(z), which measures the position of the intrinsic
Fermi level with respect to the bulk intrinsic Fermi level, and its value at the oxide-semiconductor
interface (where z = 0) is eφS, as shown in Fig. 2.2. The z  axis is assumed perpendicular to
the oxide-semiconductor interface, increasing in the direction into the semiconductor. Let EFi(z)
be the intrinsic Fermi level, i.e. the Fermi level in an undoped semiconductor, and eφB be the
difference between the intrinsic Fermi level and the Fermi level in the bulk. Now a quantita-
tive definition of the Flat-Band, Accumulation, Depletion and Inversion conditions qualitatively
described above is possible:
 φS < 0 : Accumulation.
 φS = 0 : Flat-band.
 0 < φS < φB : Depletion.
 φS > φB : Weak inversion.
 φS > 2φB : Strong inversion.
Because of bandbending, the electron distribution in the channel depends upon the position
z and upon the gate voltage. In the bulk region the gate potential does not affect the electron
concentration. This electron concentration, called n0, is (Singh 1994)
n0 = niexp

 eφB
kBT

(2.1)
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Figure 2.2: The bandbending in the p-semiconductor due to a positive gate bias VG, leading to an inver-
sion layer.
where ni is the intrinsic carrier concentration, T the temperature and kB the Boltzmann con-
stant.
Using Boltzmann statistics, the position dependent electron concentration in the inversion-
layer can be calculated as being
n(z) = n0exp

eφ(z)
kBT

(2.2)
The hole concentration is similarly given by
p(z) = p0exp

 eφ(z)
kBT

(2.3)
where p0 is the equilibrium hole concentration in the bulk, that can be calculated similarly as
n0 in eq. 2.1.
Solving the Poisson equation using these charge-potential relations one can relate the charge
to the externally applied potential. It comes out that once the strong inversion condition is satis-
fied, the depletion width does not change because the free carriers induced after inversion start
preventing further depletion. In fact, because of the large density of states in the conduction
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band, once strong inversion is achieved the surface potential φS gets virtually pinned to the value
2φB. The width of the depletion region at this point is given by
Wmax =
r
4εscφB
eNa
(2.4)
where εsc is the permittivity of the semiconductor and Na is the channel doping. The cor-
responding value of VG (at the point where strong inversion is reached) is called the threshold
voltage (Singh 1994)
VT =VG(φS = 2φB) =VFB +2φB+
p
4eεscNaφB
Cox
(2.5)
For VG >VT , the charge in the channel consists of the free carriers in the inversion layer and
the fixed charge of the dopants in the depletion region. For this bias the depletion layer charge is
constant, and a small change δVG in the gate potential will induce a change δQinv in the inversion
layer charge given by
δQinv = δVG εoxtox = δVG  Cox (2.6)
where tox is the gate oxide thickness.
2.1.2 Current-Voltage Characteristics
Now a quantitative analysis of what happens if a potential is applied at the drain contact of a
MOSFET is given. It will be assumed that source and bulk are at the same potential, as it is
usually the case in practical applications.
The first step is to establish the relation between the channel charge at any point x along the
channel and the gate and drain potentials. As the inversion layer is contacted at the drain side its
potential will no longer be pinned at 2φB. The extension of the depletion layer is then not limited
to the value implied by 2.4. Assuming that both ends of the channel are in strong inversion, the
surface potential, now a function of x, the direction along the channel, can be written as
φS(x) = 2φB+Vc(x) (2.7)
where Vc(x) is the x-dependent channel potential, assumed to zero at the source and equal to
VD at the drain.
Solving the Poissons equation again, using the charge-potential relations given by 2.2 and
2.3, the position dependent inversion layer charge in the channel comes out to be (Singh 1994)
Qdep(x) = 
p
2εsceNa[Vc(x)+2φB] (2.8)
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As long as both ends of the channel are in strong inversion the current ID between drain and
source is mainly due to carrier drift. Making the usual constant mobility µn approximation it will
be given by
ID = QinvµnW ∂Vc(x)∂x (2.9)
where W is the channel width.
The position dependent charge in the inversion layer can be calculated subtracting the deple-
tion layer charge from the total charge in the channel
Qinv(x) =Cox[VG 2φB VFB Vc(x)] 
p
2εsceNa[Vc(x)+2φB] (2.10)
Integrating 2.9 from source (x = 0) to drain (x = L) using the above value for Qinv(x) leads
to
ID =
W
L
µnCox[(VG 2φB VFB)VD  V
2
D
2
 
p
8εsceNa
3Cox
((VD +2φB)3=2  (2φB)3=2)] (2.11)
where L is the length of the device channel.
Equation 2.11 is valid as long as both ends of the channel are in strong inversion. For a
sufficiently high drain bias, the potential difference between the drain end of the channel and the
bulk will be dropped completely over the depletion layer and no inversion layer will be available
at that end, i.e., the channel pinches off at the drain side. This defines the saturation drain voltage
VDsat, as the value of VD for which Qinv(x = L) = 0.
The value of VDsat can be derived equating Qinv = 0 at x = L in 2.10:
VDsat =VG 2φB VFB + εsceNaC2ox
2
41 
s
1+
2(VG VFB)Cox2
εsceNa
3
5 (2.12)
The above derivation of ID (Eq. 2.11) remains valid only as long as VD < VDsat, called the
linear region. Beyond pinch off the treatment of the current problem is quite complex (Chen,
Ma, Kuo, Yu, and Dutton 1995). As all relevant measurements in this work are carried out in
the linear region, this problem will not be discussed in detail here. However, for long enough
devices, beyond pinch off the current essentially remains constant.
For very small drain bias VD << (VG VFB  2φF) one can consider the level of inversion
being the same along the whole channel (Qinv independent of x) and write the current-voltage
relation in terms of the threshold voltage as
ID 
W
L
µnCox(VG VT )VD (2.13)
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In this low drain bias region the current-voltage relations are linear and the device is said to
be operating in the linear region.
As mentioned earlier, an increasing drain bias causes the channel to pinch off at the drain
end. In a simple approximation, it can be assumed that after VD exceeds VDsat the current keeps
constant (Brews 1978). Another simplification generally accepted is to assume the onset of pinch
off to occur when the potential applied between gate an drain equals threshold, i.e., VDsat =
VG VT . This leads to the traditional form for the current in the saturated region (Tsividis 1987)
IDsat =
W
2L
µnCox(VG VT )2 (2.14)
According to this equation, in the saturated region, the current has a square law dependence
upon the gate bias and does not depend upon the drain bias.
The above current-voltage relations are based on 2.9, which assumes that the current is mainly
due to drift. In weak inversion this is not the case. In weak inversion most of the current is caused
by carrier diffusion.
Diffusion occurs whenever the charge carriers are not uniformly distributed along the chan-
nel, that is, when carrier concentration gradients exist; then the thermal random motion of the
carriers tends to cause the spreading out from regions of high concentration to regions of low
concentration. The diffusion current can be written as
Idi f f(x) = µnW
kBT
q
∂Qinv
∂x (2.15)
Assuming that in weak inversion the only significant component of the current is due to
diffusion (Brews 1979) and noting that in dc steady state, the case of relevance for this work,
the total current in the channel must be the same for all x along the channel and equal to the
drain current. Therefore, it follows from the form of 2.15 that ∂Qinv=∂x must be a constant, i.e.,
Qinv versus x must be a straight line, leading to
ID =Wµ
kBT
q
Qinv(x = 0) Qinv(x = L)
L
(2.16)
The above two values of Qinv can be found solving Poissons equation again, using an inver-
sion layer concentration of the form 2.2 that depends on the coordinate x along the channel, and
considering that the difference between the surface potential at the drain end and at the source
end of the inversion layer must be equal to the drain voltage [φS(x = L) φS(x = 0) =VD]. This
leads to the following expression for drain current (Brews 1979)
ID =
W
L
µQinv(0)

1  e 
qVD
kBT

kBT (2.17)
where Qinv(0) is the inversion layer charge at the source end of the channel (Brews 1978),
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Qinv(0) = qNALB
p
2
0
@
s
qφS(0)
kBT
 1+

ni
NA
2
e
qφS(0)
kBT
 
s
qφS(0)
kBT
 1
1
A (2.18)
where LB is the bulk Debye length, LB = (kBT εsc=q2NA), and the band bending at the source
end of the channel φS(0) can be related to the gate bias by (Brews 1979)
φS(0) =VG VFB  kBTq

εsctox
εoxLB
2
 
s
1+
2εoxLB
εsctox

(VG VFB)
q
kBT
 1

 1
!
(2.19)
These equations lead to a drain current that increases exponentially with VG. For drain biases
VD larger than a few (kBT=q) the current in the sub threshold region will saturate (i.e., is inde-
pendent of VD). Therefore, it is a matter of continuity to suppose that the pinch off condition also
prevails in the sub threshold region when the current has saturated.
2.2 Temperature Dependence
MOSFET characteristics are known to be strongly temperature-dependent (Ytterdal, Hurt, Shur,
Park, Tsai, and Peatman 1996; Borzdov and Petrovich 1997; Chen, Ma, Kuo, Yu, and Dutton
1995). One of the parameters whose temperature dependence has been extensively studied is the
mobility µ of the charge carriers in the channel.
According to the Bloch theorem, in a perfect periodic potential, the electrons show a free
electron-like behavior where no scattering is allowed. But in real semiconductors there are im-
perfections and scattering does occur. The most important sources of scattering are Coulomb
centers, surface roughness and lattice vibrations (phonons). Each of them depicts a very particu-
lar temperature dependence.
Lattice vibrations are an inevitable source of scattering and dominate the scattering process
near room temperature for high quality samples, i.e. with small interface roughness. In the
range of inversion layer electron concentrations of Ninv = 0:5  5x1012cm 2 and around room
temperature, the mobility µ is known to be proportional to T a, with 1 < a < 1:5. This behavior
of mobility is generally assumed to be determined by phonon scattering (Ando, Fowler, and
Stern 1982).
Surface roughness at the Si=SiO2 interface are expected to constitute a major cause of scatter-
ing at high electron concentrations. The surface roughness contributes a perturbation δV(x;y; z)
to the potential energy in the inversion layer, which becomes more important as the transversal
electrical field increases, i.e. at higher VG and consequently larger inversion layer charge con-
centrations. After the calculations of Cheng and Sullivan (Cheng and Sullivan 1973) scattering
by surface roughness is only weakly dependent on temperature.
Coulomb scattering is originated by charged centers near or in the inversion layer, for exam-
ple, ionized dopant impurities or oxide charges near or at the Si=SiO2 interface. This scattering
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mechanism is known to lead to a scattering probability that increases as the kinetic energy of the
carriers decrease (Ando, Fowler, and Stern 1982). As the carrier density in the inversion layer
increases, however, the screening effect becomes important. The screening effect is reduced as
the kinetic energy of the carriers increases. Therefore, the actual temperature dependence of
Coulomb scattering is determined by the relative importance of these two effects.
As a result, the scattering mechanism that will dominate at a given temperature depends on
the quality of the sample and on the amount of inversion (Lee, Choi, Sim, and Kim 1991). For
undoped or lightly doped samples with negligible oxide charge the mobility increases mono-
tonically as the temperature decreases, since Coulomb scattering is negligible and the lattice
scattering decreases with temperature. However, for doped samples the mobility shows a peak
at low temperatures and then decreases, showing that coulomb scattering at ionized impurities is
the dominant scattering mechanism for doped samples at low temperatures. If the charge con-
centration in the oxide is high, coulomb scattering at the oxide charge near the Si=SiO2 interface
may become important. For high inversion layer concentrations, screening becomes effective. In
this situation there are large transversal electrical fields, and if the Si=SiO2 interface is of poor
quality, surface roughness can become the dominating scattering mechanism (Takagi, Toriumi,
Iwase, and Tango 1994).
Another important point is that at low temperatures, Boltzmann statistic does not hold any-
more and Fermi-Dirac statistics must be used. Fermi-Dirac statistics leads to very complex
analytic expressions and is prohibitive for practical numerical analysis. One simplification usu-
ally done, called the 0 Kelvin approximation, is to approximate the Fermi-Dirac distribution by
a step function at the Fermi level. At 0 Kelvin the carriers are frozen out, leading to the Fermi
level lying between the valence (conduction) band edge and the acceptor (donors) energy levels,
and the acceptor (donor) atoms not ionizing. However, at high doping concentrations the accep-
tor (donor) energy levels come very close the valence (conduction) band and the energy needed
to excite the doping atoms becomes vanishingly small. Hence, for degenerated semiconductors
mobile carriers are available even at vanishingly small temperatures (Wu and Anderson 1974).
For an nMOSFET in the 0 Kelvin temperature region, if sufficient gate bias is applied, the
energy of the conduction band edge can be reduced below that of the edge of the quasi-Fermi
level of the degenerate source and/or drain. In this case, electrons are injected into the inversion
layer. Furthermore, at low temperatures, the potential in the bulk φB is closer to the valence band
edge than at room temperature. Therefore, the total band bending needed to create the inversion
layer is improved. This process leads to an increasing threshold voltage VT with decreasing
temperature. On the other hand, the channel turns on more abruptly, decreasing the sub threshold
slope (Hanamura, Aoki, Masuhara, Minato, Sakai, and Hayashida 1986).
Although these very important differences between the operation of MOSFETs at room and
cryogenic temperatures do exist, Hu and Anderson (Wu and Anderson 1974) have found that the
expression for the drain current has the same form for the two temperature ranges. This is true
as long as the following conditions are fulfilled:
1. The impurity concentrations at the source and drain are very high and thus these are de-
generated. This insures that electrons are available, i.e. not frozen out, even in the 0 K
approach.
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2. There are no potential barriers between the channel and the drain and source regions.
In contrast, if the gate does not overlap source and drain or if the gate oxide thickness is
increased in the overlap regions, potential hills will occur in the channel. Although these barriers
will be small to affect current-voltage characteristics at room temperature, at low temperature
they can prevent current flow until a minimum drain voltage (VTd) is applied. At voltages very
near VTd, the I V characteristics is expected to be quite non-linear, but monotonically increasing
with increasing VD, as shown in Fig. 2.3 (Gutierrez 1995). This is valid as long as the channel
is long enough, the quantization of energy states in the x-direction along the channel can be
neglected, and the capacitance of the channel is large enough so that the shift in channel surface
potential by charging it with one extra electron is vanishingly small. If this does not hold, the
picture can change dramatically, as discussed in section 5.1 (resonant tunneling) and section 5.5
(Coulomb Blockade).
Figure 2.3: Measured ID x VD characteristics of nMOS LDD transistor with L=0.7 µm operated at 4.2
K showing the Drain Threshold Voltage VTd due to lack of overlapping between gate and drain and/or
source. After (Gutierrez, 1995).
2.3 Channel Carrier Quantization
As shown in Fig. 2.4, the bandbending of the semiconductor in the inversion layer is strong
enough to produce a potential well. Its width in the direction perpendicular to the surface is
small compared to the wavelengths of the carriers. Thus, the energy levels of the electrons are
grouped into electric subbands, each of which corresponds to a quantized level for motion in the
direction perpendicular to the surface, with a continuum for motion in the plane parallel to the
surface.
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A rigorous treatment of electron states in the inversion layer requires complex numerical and
self-consistent solutions of the Poisson and Schro¨dinger equations.
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Figure 2.4: Quantization of the inversion charge. (a) shows the potential well and the quantized energy
levels for a representative Si surface. (b) shows the corresponding classical and quantum-mechanical
charge densities.
One of the simplest approximations, the effective-mass approximation, treats the electrons as
though they had masses characteristic of a conduction-band minimum, neglecting nonparabol-
icity and coupling to other band extrema. Then one can use a kinetic energy operator of the
form (Siggia and Kwok 1970)
ˆT =
~
2
2 ∑i; j wi; j
∂2
∂xi∂x j
(2.20)
where the wi; j are the elements of the reciprocal effective-mass tensor for the particular con-
duction band minimum being observed.
If no bias is applied between drain and source, the potential is a function of z only, and the
wave function can be written as the product of a Bloch function, a z-dependent factor, and a
plane-wave factor representing the free motion in the xy-plane. This leads to constant-energy
parabolas above the level Ei which is the bottom of the i th subband, where the electronic wave
function for the i th subband is of the form (Stern and Howard 1967)
ψi(x;y; z) = ζi(z)eiθzeik1x+ik2yuα (2.21)
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where k1 and k2 are measured relative to the band edge, θ depends on k1 and k2, uα is the
Bloch function for the bottom of the conduction band valley being considered, and ζi(z) is the
solution of the Schro¨dinger equation
d2ζi
dz2 +
2m3
~
2 [Ei + eφi(z)] = 0 (2.22)
where m3 is the effective mass in the direction perpendicular to the Si=SiO2 interface (z-
direction). As the electrons are bound in the inversion layer, it is required that ζi(∞) = 0. In
addition, it is required that ζi(z) vanish at the surface, where z = 0. This is a good approximation
for the Si=SiO2 interface, for which the potential barrier for electrons is approximately 3 eV.
More realistic boundary conditions which do not require that ζi(z) vanish at the surface will lead
to energy levels with reduced energies and increased energy-level splittings, but the deviations
are expected to be small. More recent calculations, which do not impose this restriction, do
not show significant deviations in the results. See, for instance, (Janik and Majkusiak 1998);
(Spinelli, Benvenutti, and Pacelli 1998) or (Jallepalli, Shih, Pinto, Maziar, and Jr. 1997).
Each eigenvalue Ei found from the solution of 2.21 is the bottom of a continuum of levels
called a subband, with energy levels given by
Ei(~k) = Ei +
~
2k12
2m1
+
~
2k22
2m2
(2.23)
where m1 and m2 are the principal effective masses for motion parallel to the surface, which
can be obtained in a straightforward way from the bulk masses (Stern and Howard 1967). Values
for these quantities and for the mass m3 for motion perpendicular to the surface, used in 2.21,
are given in Table 2.1 for the (100) surface orientation, the surface orientation of the devices
used in this work.
Valley Lower Higher
Degeneracy nv 2 4
Normal mass m3 0.916 0.190
Longitudinal m1 0.190 0.190
masses m2 0.190 0.916
Table 2.1: Parameters for the (100)-Si-Surface.
Since in this approach the kinetic energy of the motion perpendicular to the surface is of
the form ~2k2z=2m3, the valleys which present the highest mass for motion perpendicular to the
surface have the lowest kinetic energy and the lowest energy levels. The subbands arising from
these valleys are labeled with indices 0,1,2, ... The second ladder of subbands, arising from the
valleys with the lower mass for motion perpendicular to the surface, are labeled 0’, 1’, 2’, ...
The potential φ(z) which appears in 2.22 is the solution of Poissons equation
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d2φ(z)
dz2
= 
1
εsc
"
ρdepl(z)  e∑
i
Niζ2i (z)
#
(2.24)
where εsc is the permittivity of the semiconductor, Ni is the carrier concentration in the ith
subband, given by
Ni(~k) =
nvimdikBT
pi~2
F0[
EF  Ei
kBT
] (2.25)
F0(x) = ln(1+ ex), nvi and mdi are the valley degeneracies and the density-of-states effective
mass per valley, given in Table 2.1. ρdepl is the charge density of the depletion layer.
The second term on the right hand side of 2.24 is the charge density in the inversion layer
ρinv(z) = e∑
i
Niζ2i (z) (2.26)
where ζi is the normalized eigenfunction corresponding to the ith solution of 2.22. The
function g0(z) = jζ0(z)j2 is shown for a representative case in Fig. 2.4(b).
Because of the way in which the Schro¨dinger and Poisson equations are coupled, it is neces-
sary in general to solve these equations numerically to obtain self-consistent results, as described
below.
It is, however, possible to find approximate analytical results for some simple limiting cases.
The simplest approximation is to replace the potential φ(z) in 2.22 by  Fsz for z > 0 and by
an infinite barrier for z < 0. Fs is the surface electrical field. This is the so called ”triangular-
potential approximation”. It leads to Airy equation with the solutions (Stern 1972):
ζi(z) = Ai
"

2m3eφs
~
2

1
3

z 
Ei
eFs

#
(2.27)
Ei =

~
2
2m3

1
3

2
3
pieφs(i+ 34)

2
3
(2.28)
The exact eigenvalues for Ei have i + 34 in 2.28 replaced by 0.7587, 1.7540 and 2.7525,
respectively (Stern 1972).
The triangular-potential approximation may be a reasonable approximation when there is a
little or no charge in the inversion layer (weak inversion), but fails when the charge density per
unit area in the inversion layer is comparable to or exceeds that in the depletion layer (strong
inversion) (Stern 1972).
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When only one subband is occupied, that is, in the electric quantum limit, a variational ap-
proach gives a good estimate for the energy of the lowest subband. Fang and Howard (Fang and
Howard 1966) used the trial eigenfunction
ζ0(z) =

1
2
b3

1
2
ze
 bz
2 (2.29)
with a single undetermined parameter b. The energy of the lowest state is found to be
E0 =
~
2b2
8m3
+
3e2
εscb

Ndepl +
11
16Ninv 
2
b(NA ND)

(2.30)
Approximate energy levels for the excited states can be obtained in the electric quantum
limit by treating the inversion-layer potential and the curvature of the depletion potential as
perturbations. The inversion-layer charge density is assumed to be a sheet located a distance
z0 from the surface.
The approximated analytical results described above may be used as an initial estimate for
the potential φ(z) to solve Eqs. 2.22 and 2.24 successively with a numerical algorithm until the
output potential from 2.24 agrees with the input potential in 2.22 to within specified limits. This
is the so called self-consistent method in the effective mass approach.
Because of the form of the kinetic energy operator in 2.20, the results obtained with the
effective mass approach do not apply to inversion-layer energy levels arising from a warped
(non-parabolic) bandstructure like the valence band of Silicon.
One method to overcome the limitations of the effective mass approach is to include non-
parabolicity corrections for the dispersion relation in the self-consistent solution of 2.22 and
2.24 (Troger, Kosina, and Selberherr 1997). Following the effective mass approach and includ-
ing a non-parabolicity correction term in the bulk dispersion relation
εi(1+αεi) =
~
2k32
2m3
+
~
2k12
2m1
+
~
2k22
2m2
(2.31)
one has to solve the Schro¨dinger equation, which now, unlike 2.20, has a kinetic energy
operator that does not allow to separate the energy term due to the in-plane transport. It will
introduce a dependence on the in-plane wave vectors k1;k2 of both the eigenenergies and the
wave functions (Troger, Kosina, and Selberherr 1997):
ˆT =
1
2α
2
4
 1+
s
1+2α~2

k12
m1
+
k22
m2
+
ˆG

3
5 (2.32)
ˆG =  ∂∂z
1
m3
∂
∂z (2.33)
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This complicates the problem and increases the computational power needed to solve the
equations.
The group of Jallepalli (Jallepalli, Shih, Pinto, Maziar, and Jr. 1997) has done full band
calculations and did observe remarkably good agreement between the full band and the effective-
mass calculations of electron subband dispersions and wave functions in n-MOS inversion layers.
The only significant difference between the two was found to be a small doping-dependent shift
between the subband edges.
One of the most important aspects of the inversion layer quantization in the scope of this
work is the possibility of population of excited subbands. In the 0 K approximation, only the
ground subband is occupied at moderate inversion layer charge densities (up to 3x1012cm 2 for
NA ND = 1015cm 3) (Stern 1972). For higher inversion layer charge densities the first excited
subband can become occupied. As the separation between the subbands increases with increas-
ing inversion layer density (Moglestue 1986), the population of a second excited subband at low
temperature is not expected. Another important feature is the pinning of the Fermi level to the
bottom of the first excited subband after they cross. The pinning is a consequence of the increased
density of states after the second subband is occupied (Ando, Fowler, and Stern 1982; Ha¨nsch,
Vogelsang, Kircher, and Orlowski 1989). As the temperature is increased, inversion-layer elec-
trons will be excited to higher subbands, leading to an increasing inversion layer contribution to
the potential well and a larger average zav distance of the electrons from the surface.
At room temperature, an increasing space charge (increasing VG), will lead to a decreasing
zav, because of the increasing average field seen by the electrons, which increases the band-
bending and overpowers the increase that might have been expected when the higher subband is
occupied.
If a large source drain bias VDS is applied, electrons can obtain sufficient energy in the longi-
tudinal electric field to be transferred to an excited subband, as observed by the group of Neuge-
bauer (Neugebauer, Landwehr, and Hess 1978). These authors observed Negative Differential
Resistance (NDR) in nMOSFET of (100) surface orientation and suggested that the origin are
heated electrons transferred from the twofold to the fourfold degenerate subband system, which
has a greater effective mass in the channel direction and hence a lower mobility.
Other important aspects of inversion layer quantization are its impact on the threshold volt-
age VT , transconductance, and on the capacitance of the MOS system. The shift of the carrier
concentration peak away from the interface results in an increase in the effective oxide thick-
ness (Jallepalli, Shih, Pinto, Maziar, and Jr. 1997; Ip and Brews 1998). This increase is also
manifested as a lower transconductance and a lower quasi-static capacitance in strong inversion.
Quantization also predicts an increased VT , when compared to the classical theory. The first rea-
son is that, as can be seen from Fig. 2.4, the ground state for electrons, E0, is formed above the
bottom of the conduction band. The second reason for the phenomenon is the reduction in the
density of states in the inversion layer. In the 3-D transport system, the density of states increases
continuously from the bottom of the conduction band. In the 2-D transport system, on the other
hand, it changes in a stepwise manner, and there are fewer states even above the ground state than
those in the 3-D transport system (Hareland, Jallepalli, Chindalore, Shih, Jr., and Maziar 1997).
So the Fermi level has to be closer to the ground state in order to induce the inverted charges.
It is important to note that the preceding discussion of the subband structure is within the
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Hartree approximation, which does not account for many-body effects such as exchange and
correlation. This approximation is valid when the average kinetic energy of electrons is much
larger than the average interaction energy, that is, when the electron concentration is sufficiently
high (Ando, Fowler, and Stern 1982).
2.4 Process Technology
The devices used in this research work are processed using an unique approach, developed along
the years at the university of Dortmund. This method applies only conventional optical lithogra-
phy and enables the fabrication of structures with a minimum line-width down to 30 nm without
the requirement of expensive and time consuming techniques like e-beam writing or molecular
beam epitaxy (MBE). Below an overview of the technique and the parameters of relevance to
this work are given. A more detailed description of the process can be found in (Horstmann,
Hilleringmann, and Goser 1996) or (Horstmann, Hilleringmann, and Goser 1997).
The process is based on a sidewall-etchback technique similar to the one used for the defini-
tion of the spacers in conventional MOS-Transistors, and runs on a conventional 0.8 µm-CMOS-
technology line.
The first step consists in depositing a polysilicon layer on the top of the thermally grown thin
gate-oxide-film. After that, a sacrificial oxide layer is deposited and structured by dry etching,
applying conventional optical lithography as shown in Fig. 2.5(a). The conformal deposition of a
nitride layer follows, as depicted in Fig. 2.5(b). This nitride layer is etched back anisotropically,
leaving a nitride spacer surrounding the oxide (step (c) in Fig. 2.5). This nitride spacer is used
as a masking material for the definition of the transistor gates. Since the thickness of the nitride
layer determines the width of the nitride spacer, the gate length is given by the nitride layer
thickness. After the selective removal of the remaining sacrificial oxide layer, the nitride mask is
transferred into the polysilicon layer, as depicted in part (d) of Fig. 2.5. This step is performed
using anisotropic dry etching in the Reactive Ion Etching (RIE)-mode with chlorine chemistry.
For the Lightly Doped Drain regions, antimony is implanted, as shown in Fig. 2.5(e). An-
timony is the material of choice because of its high mass, which allows to a low implantation
range and diminished dopant diffusion in the subsequent thermal annealing steps. As a 7 degree
tilt angle implantation method is used, the wafers are rotated four times during the implantation
process to compensate the shadowing effect of the gate electrode. Finally, the oxide spacers are
defined and the source/drain arsenic implantation is performed (step (f) in Fig. 2.5). Arsenic is
chosen because of its high solubility in silicon.
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Figure 2.5: The processing of sub-100nm-devices at the Department for Electrical Engineering, Uni-
versity of Dortmund. For a detailed explanation of the individual steps, please refer to the text.
3. Samples and Experimental Setup
In this chapter the layouts of the samples investigated are presented and the sample preparation
is described. The main technological process parameters are given and the experimental setup
used for carrying out the measurements is introduced.
Measurements have been carried out at temperatures between 300 mK and 35 K, and at
room temperature. Low temperature measurements were carried out using a 4He cryostat with a
single 3He insert from Oxford Instruments, or using simple, self-made 4He bath cryostats. The
measurements in high magnetic fields were carried out using the 3He=4He cryostat together with
a superconducting coil magnet. This magnet can provide magnetic fields up to B = 17 T.
3.1 Sample Layout and Parameters
The layout of the transistors studied is shown in figures 3.1, 3.2 and 3.3. The first test structure
(Fig. 3.1) is composed by 8 transistors with 4 different channel widths. For the mask set CTC
17 the channel widths are 1.0 µm, 2.5 µm, 6.0 µm and 25 µm. For the mask set CTC 16 one
has channel widths of 4.0 µm, 5.5 µm, 12.5 µm and 25 µm. The sources of all transistors are
connected to a common source pad. Similarly, the gates are all connected to a common pad.
Each transistor is individually operated using separate drain pads. The second test structure
(Fig. 3.2) is composed by 4 transistors, each with a different channel width: 1.2 µm, 1.0 µm,
0.8 µm and 0.6 µm. In this arrangement every transistor has one separate pad for driving drain
and gate. The source pads are shared between two transistors: one by the 1.2 µm and 1.0 µm
wide transistors and the other by the 0.8 µm and 0.6 µm wide transistors. The last test structure
(Fig. 3.3) constitutes of 2 transistor with the same channel width of 100µm. If a CMOS process
is used, one of them will be a n-type-transistor and the other a p-type-transistor. These transistors
share a common gate pad, while other contacts are connected to separate pads.
As described in section 2.4, the channel length is not defined by the layout. The thickness
of a nitride layer deposited in the particular process technology used defines the channel length.
For the wafers used to obtain the experimental results reported in this work, the technological
parameters of relevance are summarized in tables 3.1 and 3.2. The gate oxide thickness (tox) is
measured by an ellipsometer. Ldesign is the design channel length, i. e., the width of the nitride
spacer, measured using a Scanning Electron Microscope (SEM). The effective channel length
(Le f f ), the Sb-dopant concentration in the LDD region (LDD Conc., in cm 3) and its depth
(LDD Depth), the B-dopant concentration in the channel at the Si=SiO2 interface (Surf. Conc.,
in cm 3) as well as the depth of the source and drain regions (D/S Depth) are values estimated by
means of process simulation with the two-dimensional process simulator DIOS (ISE - Integrated
29
30 Samples and Experimental Setup
Figure 3.1: Layout of the test structure composed by four transistor pairs with different channel widths.
The gates are driven by a common gate pad, and the sources contacted through a common source pad.
The transistors can be individually operated over the isolated drain pads.
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Figure 3.2: Layout of the test structure composed by four transistor with different channel widths. Chan-
nel widths are 1.2 µm, 1.0 µm, 0.8 µm and 0.6 µm. There are isolated pads for driving the individual gate
and drain contacts. All transistors gates are driven by a common gate pad. The source pads are shared
between two transistors.
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Figure 3.3: Layout of the test structure composed by two transistors with the same channel width W =
100 µm. Transistors gates are driven by a common gate pad. All other contacts are connected to isolated
pads.
Systems Engineering AG 1994), for room temperature.
After processing, the individual test structures are split from the wafer using a conventional
diamond dicing saw. Next, the dies are cleaned with acetone and submited to a 15 min. furnace
annealing at 150 C. The dies are then attached to gold plated ceramic dual in line packages (DIP)
using a silver epoxy adhesive. The chip-pads are bonded to the package pins using an ultra-sonic
bonder with aluminum wiring. Good bulk contact is ensured by attaching the dies to the gold
package plating using a silver basis adhesive. This contact could be verified by measuring the
diodes formed by the source-bulk and drain-bulk junctions (at room and at low temperature).
After bonding, samples are only handled with the user connected to ground through an anti-
static-bracelet, to assure the integrity of tests structures, specially of the very thin gate oxide.
Devices with design channel lengths Ldesign between 30 nm and 120 nm and channel widths
W between 0.6 µm and 100 µm, processed on (100) silicon as described in the previous chapter,
are studied at low (0:3K < T < 35K) and room temperature. The samples have been processed in
different runs, with gate oxide thickness (tox) ranging from 4.0 nm to 8.7 nm. The depths of the
lightly doped drains (LDD) are between 10 nm and 13 nm. For the tox, L and LDD depth values
of the particular samples, please refer to tables 3.1 and 3.2. For the sake of comparison some
devices without LDD have also been processed. For these devices the design channel length was
Ldesign = 120nm, and the effective channel length is estimated to be Le f f  50nm, by numerical
process simulations performed using DIOS (ISE - Integrated Systems Engineering AG 1994).
Devices with micrometer scale channel lengths, processed on the same wafers as the sub-100
nm devices, have also been measured.
A scanning electron microscope (SEM) photography of a device cross section is shown in
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Figure 3.4: Scanning electron micrography showing a device cross section. The polysilicon gate elec-
trode is  50nm in length and  220nm in height. The top layer is SiO2.
Fig. 3.4. The 50 nm long gate electrode with the passivation oxide on the top can be clearly seen.
3.2 Experimental Setup for Measurements at Low Tempera-
ture
For the charge transport measurements at liquid Helium temperatures three different setups were
employed. The theory necessary to understand the behavior of MOSFET at cryogenic tempera-
tures was given in section 2.2.
In the first measurement setup, present at the Lehrstuhl fu¨r Werkstoffe der Elektrotechnik,
Fakulta¨t fu¨r Elektrotechnik, Ruhr-Universita¨t Bochum, the samples were loaded into a 4He cryo-
stat with a single 3He insert from Oxford Instruments, model Spectromag with Heliox(3He)-
insert. This cryostat allows top loading into a 3He or 4He vessel.
If the sample is immersed in the 4He bath held at atmospheric pressure, the sample will be
in thermal equilibrium with the bath after few minutes (at the 4He boiling temperature, 4.2 K).
The samples are slowly loaded to avoid a thermal shock, and a wait period of at least 15 min.
after the sample was immersed into the bath was required, before proceeding with the electrical
measurements.
To allow experiments at lower temperatures, the cryostat is equiped with a sorption pump
(sorb) for the condensation of the liquid 3He, making it possible to reach a base temperature
34 Samples and Experimental Setup
Wafer 366/3 366/13 377/3 397/2 397/6
Ldesign 53 nm 54 nm 72 nm 53 nm 32 nm
Le f f 48 nm 49 nm 67 nm 49 nm 28 nm
Spacer Width 110 nm 110 nm 110 nm 100 nm 100 nm
tox 8.7 nm 7.0 nm 4.4 nm 4.9 nm 4.7 nm
Surf. Conc. 1.0x1018 8.0x1017 8.5x1017 7.7x1017 7.7x1717
LDD Conc. 1.5x1018 1.2x1018 1.5x1018 1.2x1018 1.2x1018
LDD Depth 10 nm 11 nm 13 nm 10 nm 10 nm
D/S Depth 120 nm 120 nm 120 nm 120 nm 120 nm
Table 3.1: Technology Parameters for the NMOS Wafers.
Wafer 413/6 430/1 430/3 430/5 430/7
Ldesign 120 nm 82 nm 80 nm 49 nm 48 nm
Le f f 50 nm 60 nm 60 nm 45 nm 45 nm
Spacer Width n.a. 110 nm 110 nm 110 nm 110 nm
tox 4.7 nm 3.8 nm 8.3 nm 4.0 nm 8.1 nm
Surf. Conc. 1.1x1018 1.0x1016 1.0x1016 8.2x1017 8.0x1017
LDD Conc. n.a. 9.0x1017 1.6x1018 1.4x1018 1.6x1018
LDD Depth n.a. 12 nm 10 nm 12 nm 10 nm
D/S Depth 90 nm 120 nm 120 nm 120 nm 120 nm
Table 3.2: Technology Parameters for the NMOS Wafers (cont.).
lower than 0.3 K. The temperature of the bath is then held constant by a manifold pumping and
needle valves system, that controls the vessel pressure. With this system the temperature can be
held constant for a few hours, depending on the power dissipated by the sample. A typical value
of the power dissipated by the sample during measurement was 1 nW (100nA x 10mV ). The
cooling power of the system is much greater (120 µW , minimum).
During the measurements the temperature was continuously monitored by a sensor in contact
with the sample socket. The temperature sensed with an accuracy of at least 0.01 K if no magnetic
field is applied, and of at least 0.1 K if high magnetic fields was present. As well as offering
mechanical valve control, the cryostat also incorporated a still heater control and automated
temperature monitoring, making it possible to carry out measurements at a wide temperature
range.
The cryostat is equiped with a Nb3Sn DC superconducting magnet that allows the application
of magnetic fields up to 17 T, with a homogeneity better than 0:1% over the whole sample area.
The manufacturer guarantees the persistence of the magnetic field to be better than 0:01%=hour.
The magnetic field strength was always monitored during measurements. The magnet operating
current, which brings up the magnetic field, is remotely controlled through a microcomputer
connected to the current control unit via the GPIB interface. The accuracy of the applied field is
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better than 0.001 T.
In order to avoid the damaging of the very sensitive devices, all sample pins are connected to
ground during the loading into the cryostat and cooling down procedure.
The equipment for electrical measurements is outside the cryostat, at room temperature, and
the cryostat is connected to the same electrical ground as the measurement equipment. Measure-
ments were carried out using standard lock-in techniques, with a dual phase lock-in amplifier
supplied by Stanford Research Systems, model SR830 (Stanford Research Systems 1996). This
lock-in amplifier has a sensitivity of 2 nV to 1 V, a gain accuracy of 1%, an absolute phase
error of < 1Æ and a relative phase error < 0:001Æ.
The second measurement setup, where most measurements were carried out, is composed
by a HP4156A precision semiconductor analyzer (Yokogawa-Hewlet-Packard. Ltd. 1995) and
a self-built 4He bath cryostat. The measurements were carried out taking advantage of the low-
temperature gases facility of the Lehrstuhl Experimentelle Physik II, Institut fu¨r Physik, Univer-
sita¨t Dortmund.
The cryostat consists basically of an 100 liter can filled with 4He and a sample-carrier for top
loading. The sample-carrier consists of a steel tube with a 16-pin socket at its bottom end, where
the sample, mounted and bonded on a ceramic DIP package, can be attached. The tube is made
out of high quality steel with low thermal conductivity. There are two isolated copper wires to
each socket pin. BNC connectors are provided at the top-end. A schematic representation of the
experimental setup is shown in 3.5. To ensure temperature stability, the sample is immersed into
the liquid 4He bath and the system is held at atmospheric pressure during the whole measure-
ment. Hence, the sample is kept at the stable 4He boiling temperature (4.2 K). For economic
reasons, the evaporated 4He is recovered and liquefied again. Also in this measurement setup,
the sample is slowly loaded and sample pins are kept grounded during the whole cool down
procedure.
The sample is then electrically connected to the HP4156A using triaxial cables. There are
independent connections for applying the electrical signals (force) and to perform the measure-
ments (sense), that is, Kelvin connections are employed. Cryostat and measurement equipment
are connected to the same electrical ground.
The HP4156A offers a measurement resolution of 2µV and accuracy of (0:01%+200µV)
for the voltage range up to 2:2V . For the range 2:2V < V < 22V measurement resolution
is 20µV and accuracy (0:01%+ 1mV). Voltage set accuracy is (0:02%+ 400µV) for the
0V < V < 2:2V range, and (0:02%+ 3mV) for the 2:2V < V < 22V range. The minimum
output resolution is 100µV . Current measurement accuracy is (0:5%+ 0:4pA) for the 1 nA
Range. For the 10 nA range, measurement accuracy is (0:5%+ 2pA). The 100 nA range
has an accuracy of (0:1%+ 20pA), and finally, the last range of relevance for this work, the
1µA range, has an accuracy off (0:1%+ 200pA). The High Resolution Source/Monitor Units
(HRSMUs) were always used.
In both experimental setups described, the smallest drain voltage that could be applied during
measurement was 0:1mV . This value corresponds to the thermal voltage at a temperature T 
1:1K. Hence, the electron gas is slightly heated at the lowest temperatures. It should be again
noted that, as described in chapter 4, the pattern does not change neither with drain voltage nor
with temperature, and this is not expected to have dramatic consequences.
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Figure 3.5: Schematic representation of the experimental setup: the sample is immersed into liquid
Helium. The gas outlet is used for recovering the evaporated Helium, and the system is kept at atmospheric
pressure. The sample is attached to a 16-Pin DIP socket. Each socket pin is connected to two BNC
connectors using isolated copper wires, to allow the implementation of Kelvin connections up to the
measurement apparatus.
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A third measurement setup, very similar to the one just described, was used in some mea-
surements carried out at the Fakulta¨t fu¨r Elektrotechnik, Institut fu¨r Physik, Universita¨t der Bun-
deswehr (Mu¨nchen). This setup is also composed by a HP4156A precision semiconductor ana-
lyzer and a self-built 4He bath cryostat. The main difference is that this setup does not imple-
ment Kelvin connections and a temperature sensor placed on the back side of the sample socked
is provided. Measurements at different temperatures can then be carried out if the sample is not
immersed into the liquid Helium bath, but held at some distance from the bath surface, and the
sample temperature is monitored.
Early measurements were carried out using a fourth measurement setup, composed by an
HP4145B (Yokogawa-Hewlet-Packard. Ltd. 1986) and a closed cycle Helium refrigerator. The
refrigerator is constituted of a Helium compressor, a vacuum pump system and a test fixture
where the samples, attached to gold plated ceramic dual in line packages, are mounted. This
systems allows experiments to be carried out at temperatures down to 20 K. This experimental
setup was used in the early phase of this research work, and no results obtained using this setup
are published here. Nevertheless, the characteristics measured using this setup are in conformity
with the data published in the following chapters.
3.3 Experimental Setup for Measurements at Room Temper-
ature
The measurements at room temperature were carried out using the HP4156A precision semi-
conductor analyzer in connection with a HP 16058A test fixture. This test fixture is equipped
with an electrostatic light-shielding cover. Triaxial cables were used to connect the HP 16058A
to a HRSMU (High Resolution Source/Monitor Unit) channel of the HP4156A precision semi-
conductor analyzer. As described above, all samples have been attached to ceramic dual in
line packages (DIP) with gold plating and bonded using an ultra-sonic bonder with aluminum
wiring. The minimum sampling time (minimum time interval between two successive measure-
ment points) of the HP4156A is 60µsec: and up to 10000 points can be acquired on a single
sampling measurement (Yokogawa-Hewlet-Packard. Ltd. 1995).
This measurement setup was mainly used for the study of the random telegraph signal (RTS),
discussed in chapter 6, and for sample characterization prior to cooling down.
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4. Periodic Oscillations: Experimental
Results
In this chapter the experimental investigation done to characterize the behavior of the sub-100nm
MOSFETs at low temperature is described. In the measurements carried out at temperatures
between 300 mK and 35 K unexpected periodic oscillations with negative differential resistance
(NDR) are present in the ID x VG characteristics. At room temperature the periodic oscillations
can not be observed. Temperature and magnetic field dependence of sample characteristics are
studied. Using the experimental setup described in chapter 3, magnetic fields up to B = 17 T
could be applied.
Although similar behavior was already observed in silicon-on-insulator (SOI) devices (Pe-
ters, den Hartog, Dijkhuis, and Molenkamp 1998; Colinge, Baie, Bayot, and Grivei 1996), in
MBE-grown vertical MOSFETs (Hansch, Rao, Fink, Kaesen, and Eisele 1998) and in GaAs
FETs (Poole, Pepper, and Myron 1983), this is the first time that such phenomena is reported in
a planar bulk MOS technology device.
4.1 ID x VG Characteristics
The typical ID x VG (input) characteristics of sub-100nm MOSFETs at low temperature are de-
picted in Fig. 4.1, 4.2 and 4.3. As the gate leakage current is always below 10 pA, tunneling
through the gate oxide can be neglected (Kunze, Drebinger, Klehn, and Lindolf 1994). The
measured input characteristic shows unexpected periodic oscillations with negative differential
resistance (NDR), similar to those found by the group of Eisele (Eisele, Baumga¨rtner, and Han-
sch 1995; Eisele, Baumgrtner, and Hansch 1995; Hansch, Rao, Fink, Kaesen, and Eisele 1998) in
vertical sub-100 nm MOSFETs grown by silicon molecular beam epitaxy. Although oscillations
are always present, for devices with LDD as well as for devices without LDD, not all samples
clearly show the periodicity observed in Fig. 4.1 to 4.3. This may be due to superposition of dif-
ferent physical phenomena involved in the electrical transport. Mesoscopic phenomena expected
to play a role in the electrical transport of MOSFETs at cryogenic temperatures are discussed in
chapter 5. Figure 4.5, for instance, depicts the characteristics of a sample for which transconduc-
tance fluctuations that are not periodic in VG are present. In the higher VG region (around 2 V)
the fluctuations caused by the trapping and detrapping of electrons in localized defect states are
also observed. This phenomenon is discussed in further detail in chapter 6.
Devices with effective channel lengths Le f f between  28nm and  120nm and channel
widths W between 0:6µm and 100µm, processed on (100) silicon as described in chapter 3 are
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Figure 4.1: Input characteristics of a nMOS transistor showing periodic oscillations. The inset depicts
the subthreshold region in a more appropriate scale.
characterized. In the experimental data presented in this work, the effective channel length,
estimated by means of process simulation with the two-dimensional process simulator DIOS (ISE
- Integrated Systems Engineering AG 1994), is always given. For details on sample preparation
and technology parameters, please refer to section 3.1.
The oscillations are fairly reproducible from sample to sample and present from sub-threshold
up to strong inversion. These characteristics, namely the presence of oscillation in strong inver-
sion, is worth being emphasized. As discussed in chapter 2, at strong inversion screening of
impurity and defect potentials is expected to be effective. No apparent relationship between the
period of the oscillations and tox, W, L or channel doping concentration could be observed. For
many samples the oscillation period in the region near the threshold voltage (VT ) is about 35 mV
in gate voltage. These are followed by oscillations with a period of nearly 100 mV in the higher
VG region. The 35 mV period oscillations are better resolved for the L = 30nm samples, as can be
seen in Fig. 4.2. For these samples, the oscillations with a period of 100 mV in VG are hard to be
recognized at T > 4:2K. Samples with the shortest gate lengths show the strongest periodic os-
cillations, the same as observed by Poole et al. (Poole, Pepper, and Myron 1983) in GaAs FETs.
From the 34 samples that did show periodic oscillations (Table 4.1) 22 have W  2:5µm and only
4 have W > 10µm. Up to now we were not able to find periodic transconductance fluctuations
in devices with Le f f > 100nm. Transistor with micrometer channel lengths are also processed
on the same wafer with the sub-100 nm MOSFETs. Eleven of these devices were characterized
at low temperature. In contrast to the sub-100 nm MOSFETs, the input characteristics of these
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Figure 4.2: Characteristics of three different samples showing oscillation near threshold. Curves are
shifted in VG for better comparison.
micrometer channel length devices do not show any marked structure. The ID x VG curve is much
smoother, and a periodic component is not present at all.
No dependence of the oscillation period on temperature (Fig. 4.8), drain voltage or magnetic
fields up to 17 T could be observed (discussed in section 4.4).
The periodic pattern smears out with rising temperature or increasing drain voltage, but can
be found at temperatures up to 35 K and drain source electrical fields up to 2:4kV=cm, corre-
sponding to a drain bias of 12mV for the L = 50nm devices. On rising temperature, both peak
and valley conductances do increase, as shown in Fig. 4.8. The valley current increases faster
than the peak current, until the oscillations are smeared out. Different phenomena with distinct
temperature dependency are present in channel current transport. Diverse parameters, as for
instance the threshold voltage VT , do have a strong temperature dependency. Therefore, it is
difficult to isolate the current changes due to the temperature dependency of each phenomenon.
The oscillations are reproducible with temperature cycling. In fact, the conductance charac-
teristics were studied over several months and remained essentially the same, even for samples
that are cooled down to 4.2 K, brought back to room temperature and measured again at low tem-
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perature in between time intervals as long as half a year. Nevertheless, the first transconductance
peak always occurs in the subthreshold region of the transistor, as shown in Fig. 4.4.
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Figure 4.3: Drain current ID and transconductance gm dependencies on gate voltage VG in a device
without LDD.
In order to make a quantitative analysis of the periodic components (power spectrum) present
in the experimental data discrete Fourier transform was applied. The Fourier transforms were
evaluated using the software package called Mathematica (Wolfram 1997; Wolfram 1996). In
Mathematica, the discrete Fourier transform bs of a data series ar of length n is taken to be
1
p
n ∑nr=1 are2pii(r 1)(s 1)=n.
The goal of this Fourier analysis was to bring about quantitative statements regarding the
fraction of samples that show periodic oscillations. This can be done looking to the amplitude
peaks found at the frequency components in the discrete Fourier transforms of the measured ID
x VG characteristics.
To perform Fourier analysis in an efficient way, the following methodology was automated
using Mathematica:
1. Curve fitting is performed: a polynomial fit of the form ID = k3V 3G + k2V 2G + k1VG + k0 is
found for the measured ID x VG curve. A least-squares fit with a mean value of zero over
the VG interval being considered is sought.
4.1. ID x VG Characteristics 43
0.E+0
2.E-9
4.E-9
6.E-9
8.E-9
0.88 0.98 1.08 1.18
Gate Voltage (V)  
Dr
ai
n 
Cu
rr
en
t (A
)  
NMOS
T  = 4.2 K
L  = 70 nm
W = 5.5 um
Tox=4.5 nm
Vd = 2 mV
Figure 4.4: The first transconductance peak occurs in the subthreshold characteristics.
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Figure 4.5: Input characteristics showing non-periodic fluctuations in the channel transconductance.
Channel width and length are W = 1:2µm and L = 60nm, respectively. Gate oxide thickness tox is 3.8
nm. Measurements were carried out at 4.2K. In the higher gate voltage region (around 2 V), fluctuations
caused by trapping and detrapping of electrons in localized defect states are also observed.
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2. The difference between the fitting polynomial and the measured data is calculated.
3. The discrete Fourier transform of the difference calculated in the preceding step is evalu-
ated.
It should not be implied that the low-temperature behavior of the channel conduction of sub-
100nm MOSFETs is properly modeled by an expression of the form ID = k3V 3G+k2V 2G +k1VG+
k0. This expression is only used to filter out the monotonous low-frequency components of the
characteristics.
As the Fourier transform is additive, the signal can be decomposed in a sum of components.
In the scope of the Fourier analysis carried out, the characteristics is viewed as being the sum of
three components. The first component is the difference evaluated in step 2 of the methodology
just described. This part is called the periodic component. The other two components arise
from the fitting polynomial. One is the mean value of the polynomial (evaluated over the VG
range of the measured characteristics), and the other is the difference between the mean value
and the polynomial fit itself. As a result, this third part, called zero mean polynomial, has a
mean value of zero. The discrete Fourier transform of the original characteristics is then the
sum of the transforms of the three components. The Fourier transform of a constant (the mean
value of the polynomial) has the form of a Dirac delta function at the zero frequency component.
The discrete Fourier transform of the polynomial is a monotonically decreasing function of the
frequency. It follows that the peaks present in the spectrum of the periodic component are also
part of the whole spectrum of the characteristics (the sum of the 3 components). The periodicity
of the oscillations is then inferred from the peaks in the discrete Fourier power spectrum of the
periodic component.
This methodology is exemplified in Figures 4.6 and 4.7. The left side of Fig. 4.6 depicts
the original ID x VG characteristics. This characteristics happens to show weak fluctuations in
the drain current as the gate voltage is increased. Initially, no periodic component seemed to be
present. The right side of the figure depicts the fitting polynomial and the the periodic component.
Figure 4.7 presents the discrete Fourier transform of the zero mean polynomial (right side), which
is a monotonically decreasing spectrum, without maxima nor minima, and the transform of the
periodic component (left side), where a clear peak can be seen at the 10 Hz frequency component.
Table 4.1 summarizes the fraction of samples that did show a peak in the Fourier spectrum
at the (10 1) Hz component (corresponding to the 100 mV period oscillations) and/or at the
(28:5 1) Hz component (corresponding to the 35 mV period oscillations). Only peaks with a
peak to valley ratio of at least 2:1 are considered. The VG range analyzed was always more than
600 mV for the oscillations of 100 mV period (that is, at least 6 times the period of interest),
and more than 175 mV for the oscillation of 35 mV period (that is, at least 5 times the period of
interest).
4.2 ID x VD Characteristics
Fig. 4.9 shows a typical ID x VD (output) characteristics at low temperature. The solid curve
marked with full circles is for the device biased at a gate voltage corresponding to a peak in the
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Figure 4.6: Left side: Input characteristics showing transconductance fluctuations. Right side: A poly-
nomial of order 3 fitted to the input characteristics (Fitting Polynomial) and the arithmetic difference
between the fitting polynomial and the measured data (Periodic Component). For more details please
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46 Periodic Oscillations: Experimental Results
0 .420 0 .455 0 .490 0 .525 0 .560 0 .595 0 .630 0.665 0 .700
Gate Voltage (V)
0E +0
2E -5
4E -5
6E -5
C
o
n
du
ct
a
n
c
e
 (1
/O
hm
)
Sam ple  D /T8
T =  1.9 K
T =  4.5 K
T =  9.0 K
T =  13 .5  K
Figure 4.8: Temperature dependence of the oscillations. Drain voltage VD is 0.15 mV. Channel length
and width are L = 30nm and W = 0:8µm, respectively.
Wafer Nr. of Samples 100 mV Period 35 mV Period
366/3 15 04 (26.7%) 02 (13.3%)
366/13 14 04 (28.6%) 01 (07.1%)
377/3 08 01 (12.5%) 00 (00.0%)
397/2 14 03 (21.4%) 02 (14.3%)
397/6 22 08 (36.4%) 06 (27.3%)
413/6 11 03 (27.3%) 02 (18.2%)
430/1 14 03 (21.4%) 02 (14.2%)
430/3 09 02 (22.2%) 00 (00.0%)
430/5 10 03 (30.0%) 01 (10.0%)
430/7 09 03 (33.3%) 02 (22.2%)
Total 126 34 (26.9%) 18 (14.3%)
Table 4.1: The occurrence frequency of the periodic oscillations in the studied samples. For further
details please refer to the text.
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input characteristics. The dashed line marked with open circles corresponds to the gate bias of
the subsequent valley, at a higher gate bias. A so-called drain threshold voltage due to lack of
source-gate overlapping (discussed in section 2.2) was not observed in our devices.
This smooth characteristics, without noticeable conductance fluctuations, is found for all
devices. For the devices that show a negative differential resistance (NDR) in the input charac-
teristics, the current at the peak is greater than the current at the subsequent valley (at a higher
gate bias), among the smallest drain biases. With increasing drain bias, the valley current over-
takes the peak current and the usual output characteristics is found, i.e., higher drain currents at
higher gate biases.
The conclusions that can be achieved by the analysis of this characteristics in the framework
of different electric transport models are discussed in chapter 5.
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Figure 4.9: Output characteristics for gate bias corresponding to a peak (full symbols) and the subse-
quent valley (open symbols). The inset depicts the region with the smallest drain bias in a more appropriate
scale. Channel length and width are L = 50nm and W = 1:0µm, respectively.
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4.3 Source Voltage Sweep
Curve traces were also taken sweeping the source bias VS, at constant drain-source bias VDS.
The measurements are carried out with gate and bulk potentials held constant. Drain-source
VDS bias is also kept constant, while VS and VD are simultaneously swept. With each measurement
point the drain and source potentials are incremented by the same amount.
Figure 4.10 depicts the typical characteristics found for these traces. The solid line is for
forward operation. The dotted line is for reverse operation, where source and drain contacts are
interchanged. The ID x VG characteristics (dashed line) is also ploted. Note that the gate bias VG,
plotted on the upper y axis, is on the same scale as the source bias (lower y axis). As can be
seen in the figure, the pattern found if the source voltage is swept is the same found in the ID x
VG sweeps, and does not change if source and drain contacts are interchanged.
This behavior is discussed in chapter 5, under the framework of the different electric transport
models there discussed.
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Figure 4.10: Source voltage sweep at 4.2 K. Source bias VS is swept, while drain-source bias VDS is held
constant at 4 mV. The solid line is for forward operation. The dotted line for drain and source contacts
interchanged (reverse operation). In both cases VG is kept constant at 0.564 V. The dashed line depicts the
ID x VG characteristics. For more details, please refer to the text.
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4.4 Magnetic Field Dependence
Using the measurement setup described in section 3.2, the behavior of the samples under high
magnetic fields is studied. Magnetic fields up to 17 T are applied perpendicular to the Si=SiO2
interface. As can be seen in Fig. 4.11, the periodicity of the oscillations does not change if
a magnetic field is present. Only the overall conductance is seen to decrease with increasing
magnetic fields, a well known behavior also found in standard long MOSFET devices (Bagwell,
Park, Yen, Antoniadis, Smith, Orlando, and Kastner 1992).
The implications of pattern invariance in the presence of magnetic fields are discussed in
detail in chapter 5, in the framework of the different electric transport models there presented.
The following describes a quantum confinement effect expected if high magnetic fields are
present.
If a magnetic field is applied perpendicular to the channel plane (x;y-plane) the density of
states of the system is affected and one expects to observe the Shubnikov-de Haas effect (Ouisse,
Cristoloveanu, and Maude 1993): the quantum mechanical states rearrange in the presence of
the magnetic field, and various points in the kx;ky plane condensate into points on circles which
represent constant energy surfaces, called Landau levels. As the magnetic field is altered, the
separation of the Landau levels changes and these move across the Fermi surface (Berggren,
Thornton, Newson, and Pepper 1986), resulting in oscillations in channel conductivity. If only
one subband is occupied, the oscillations are expected to be periodic if plotted as a function of
(1/B), with a period
∆

1
B

=
e
~pi2Ninv
(4.1)
where Ninv is the inversion layer charge density and B is the magnetic field.
Theoretically, Shubnikov-de Haas oscillations can be observed if the separation between Lan-
dau levels exceeds the thermal energy and if the relaxation time τ is greater than the cyclotron
period. The separation between Landau levels ∆L is given by
∆L = ~ωc (4.2)
The cyclotron frequency ωc is:
ωc =
eB
mcc
(4.3)
where mc is the cyclotron mass and c the speed of light in vacuum. For electrons in a parabolic
band one has mc = me , the effective electron mass (Schoenberg 1984).
Subsequently, one can expect to observe the Shubnikov-de Haas oscillations if (kBT <<~ωc)
and (ωcτ << 1). The first condition is expected to be satisfied for magnetic fields B > 4T . The
second condition is related to τ, which depends mainly on the channel carrier mobility.
As can be seen in Fig. 4.12, it is not possible to observe the Shubnikov-de Haas effect in our
probes. This can be the consequence of level broadening, meaning that the constrain (ωcτ << 1)
is not satisfied by our probes.
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Figure 4.11: Magnetic field dependence of the oscillations. Drain voltage VD is 0.2 mV. Channel length
and width are L = 30nm and W = 0:8µm, respectively.
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Figure 4.12: Channel conductance as a function of magnetic field at 1.3 K. Drain voltage VD is 0.2 mV
and gate voltage VG is 1.658 V. Channel length and width are L = 30nm and W = 1:0µm, respectively.
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Similarly, oscillations in the channel conductance are also expected when the magnetic field
is held constant while the gate voltage, and thus the inversion layer charge density and the Fermi
energy, are varied (Fowler, Fang, Howard, and Stiles 1966; Mieville, Ouisse, Cristoloveanu,
Forro, Revil, and Dutoit 1994). In this case, the Fermi surface is expected to move across the
Landau levels. As seen in Fig. 4.11, the pattern in the IDxVG characteristics is not affected by the
magnetic field. Only the overall conductance is seen to decrease with increasing magnetic field.
To observe the Fermi surface moving through the Landau levels, the constrains (kBT << ~ωc)
and (ωcτ << 1) must be fulfilled.
The results presented here will be discussed further in the scope of the electric transport
models presented in chapter 5.
5. Periodic Oscillations: Theory
In this chapter various models for mesoscopic phenomena expected to be important in the elec-
trical transport of MOSFETs at cryogenic temperatures are discussed and compared to our ex-
perimental results, previously described in chapter 4.
In section 5.1 hopping conductance and resonant tunneling are analyzed. Section 5.2 deals
with weak interference between source and drain junctions. In section 5.3 the new quantum
transport model proposed by Dorda (Dorda 1990; Dorda 1992) is studied. Section 5.4 is dedi-
cated to the study of charge density waves. It is shown that, for several reasons, all these models
can not be accounted for the periodic oscillations observed. Coulomb blockade, discussed in
sections 5.5 and 5.6, can provide a rather plausible explanation for the observed effects, although
some questions, as the origin of the quantum dots, remain open.
5.1 Hopping Conductance and Resonant Tunneling
Imperfections as charged centers in the oxide, surface roughness or random fluctuations in the
dopant concentration can cause discrete bound states or random surface potential fluctuations, as
shown in Fig. 5.1. If the potential fluctuations are mainly long range, one can speak of isolated
”lakes” or networks of electrons, and the electrons may be described by Bloch wave functions
within a potential minimum. If short range fluctuations dominate, the low energy electrons can
be localized in the potential wells until the electron density is such that kFl < 1=2pi, where l is
the mean free path and kF = 1=λF is the inverse of the Fermi wavelength (Mott 1974). In either
case, the density of states no longer abruptly increases to its constant value for two dimensions.
Instead, there is a band tail, as depicted in Fig 5.2. Below the mobility edge Em the electrons
are expected to be localized (Koch, Bollu, and Asenov 1988; Bollu and Koch 1988; Aronzon,
Vedeneev, and Rylkov 1997).
In the limit of zero temperature the conductance of such a sample will be limited by tunnel-
ing through potential barriers. For finite temperatures phonon-assisted tunneling may become
important, as shown schematically in Fig. 5.3 for one dimensional cases. This thermally acti-
vated conduction mechanism is called variable range hopping, because the hops that dominate
the conduction change when the temperature changes or when the Fermi level is swept. The
resistance of a hop is an exponential function of the geometrical separation of the sites and their
energy difference, both of which are expected to be random variables. The resulting distribution
of hopping resistances is enormously broad (it is log-normal (Kastner, Kwasnick, and Licini
1987)). The activation energy TA is fixed as long as a given hop limits the current. However,
if the temperature is lowered enough, the resistance of that hop becomes high enough that the
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electron will hop to a more distant site with smaller activation energy. This mechanism is the
origin of the variable range hopping itself, and the activation energy, on average, decreases in
the way predicted by the exp[ (T0=T )1=(d+1)] dependence, where d is the dimensionality of the
sample (Raikh and Ruzin 1990). At very low temperature only hops with energies within the
Fermi levels of the reservoir will be reachable. Then resonant tunneling is the only conduction
mechanism.
E c
E f
E c
E f
(a)
(b)
Figure 5.1: Potential fluctuations in the conduction-band edge. In (a) long-range fluctuations are de-
picted, whereas (b) shows short-range fluctuations. When the Fermi level is at the position shown the
electrons might be expected to be localized.
Based on these facts, two different scenarios underlying current transport in the probes could
be suggested: variable range hopping or resonant tunneling.
For variable range hopping the decay length 1=α of the localized wave functions is a function
of the Fermi level (a function of gate voltage). The localized wave functions are expected to
decay slowly as the Fermi level gets closer to the conduction band, where VG increases. Based
on the work of Adkins, Pollit and Pepper (Adkins, Pollit, and Pepper 1976), on the experimental
results of this work (characteristic temperature of the order of 35 K for the VG range studied)
and on the geometries of our devices, the decay length 1=α can be estimated to be of the order
of some nanometers, if two-dimensional variable range hopping is to be observed. The most
probable hopping length R is given by (Webb, Fowler, Hartstein, and Wainer 1986)
R =
1
(piαN1kBT )1=3
(5.1)
where N1 is the two dimensional density of states, typically N1 = 1:6x1014eV 1cm 2 (Webb,
Fowler, Hartstein, and Wainer 1986). This leads to an R of the order of 15 nm at 0.35 K, the
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Figure 5.2: The density of states D(E) for (a) an ideal and for (b) a perturbed two-dimensional con-
duction band. Em is the mobility edge.
lowest temperature at which measurements where carried out, and of the order of 4 nm at 35 K,
the highest temperature at which the oscillations have been observed. Since R < L <W for the
whole temperature range, the first condition for two dimensional hopping can be satisfied.
For a sample with, for instance, L = 50nm and W = 1µm, where the periodic oscillations have
been observed, the area is A = LxW = 5x10 11cm2. With the two-dimensional density of states
assumed (1:6x1014eV 1cm 2), there are 8x104 states per eV in this device area. At 0.35 K one
gets approximately 2 states within kBT . At 4.2 K approximately 29 states. Probably three to five
times this number can be expected to contribute to the conduction (Webb, Fowler, Hartstein, and
Wainer 1986). With this difference in the number of states distributed within kBT and the related
change in the most probable hopping length R, one would expect a change in the pattern present
in the measured current versus voltage characteristic of the samples with temperature, that is, the
percolation path is expected to be build up by different hops at different temperatures. This was
not observed. The oscillation are smeared out with rising temperature, but the pattern does not
change.
Variable range hopping is also not expected to produce a pattern that is reproducible between
samples and periodic in gate voltage. The gate voltage sweeps the Fermi level and a new per-
colation path is expected to dominate the electrical transport. There is no reason to expect that
equivalent paths do exist at regular steps in gate bias. Furthermore, asymmetrical and rectifying
behavior is expected when source and drain are interchanged, depending on the particular struc-
ture of the percolation path (Fowler, Timp, Wainer, and Webb 1986). This behavior could also
not be observed.
The numerical results used above are simplified but realistic approximations, and the quali-
tative behavior would remain the same if more precise values of the parameters were available.
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Figure 5.3: Sketch of a disordered conductor with localized states between ideal contacts. The decay
length a = 1=α of the localized wave functions is much less than the channel length L. Path A depicts
thermally activated hopping conduction and path B resonant tunneling.
Furthermore, although it is difficult to determine the temperature dependence of the model pa-
rameters, due to the possible interplay of different phenomena, the expected  (T0=T )1=(d+1)
dependence of conductance on temperature, where d is dimensionality of the system, does not
apply to our experimental results, as discussed in chapter 4.
Thus, it is very unlike that the pattern measured is a consequence of hopping conduction.
The competing possible transport mechanism, resonant tunneling, depends also on the spar-
sity of localized states in the system. If the energy of the incoming electron is resonant with a
localized site, as path B in Fig. 5.3 shows, the transmission coefficient is Tr1=Tr2, where Tr1
and Tr2 are the transmission coefficients into and out of the site, provided that Tr1  Tr2. This
determines that only the sites near the middle of the sample are expected to be effective. As a
result, this should be the only current path at T = 0, and resonant tunneling is expected to be
important only at very low temperatures or for very short samples. In the limit that the decay
length equals the channel length the transmission coefficient will be nearly 1 because every state
is within 1=α of the center of the sample.
As resonant tunneling can occur in parallel with other transport mechanisms, such as con-
ventional drift-diffusion transport, it is difficult to determine the temperature dependence of the
model parameters with satisfactory accuracy. As the temperature is swept, other parameters like
the threshold voltage and the mobility of the carriers do not keep constant and it is not possible to
isolate the individual contributions of the different transport mechanism to changes in the current.
This makes a quantitative analysis quite unreliable. However, if electrons are to be localized, the
tunneling conductance must be less than e2=h. As discussed in chapter 4, section 4.1, for some
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samples the contribution of the mechanism responsible for the negative differential resistance is
more than e2=h. Therefore, the pattern observed cannot be the consequence of tunneling through
a single resonant state. Of course, one could have two or more tunneling channels in parallel, all
of them at the same resonant level. But this is very unlike, specially if one notes that if the pat-
tern is to be reproducible between samples, as in our case, the distribution and properties of the
resonant states have to be the same in these samples. These are expected to be random variables.
Furthermore, if a magnetic field is applied normal to the sample in the disordered region, the
position, height, and width of every individual peak is expected to change in a random way (Xue
and Lee 1988). Peaks that overlap at zero magnetic field should separate as a magnetic field is
applied and become discernible. This phenomena was not observed.
For the same reasons, universal conductance fluctuations, as predicted by Lee and Stone (Lee
and Stone 1985) for disordered systems, proved unlikely to be the phenomena observed here.
5.2 Weak Interference between Source and Drain
If the channel length is of the order of both the de Broglie wavelength of the electrons at the Fermi
surface λF and the inelastic scattering length, quantum mechanical phenomena is expected to be
observable in the electrical carrier transport (Hartstein 1991). Omura et al. (Omura, Kurihara,
Takahasi, Ishiyama, and Izumi 1997; Omura and Izumi 1996; Omura, Horiguchi, Tabe, and
Kishi 1993) suggested that in this case weak interference between source and drain should occur.
Weak interference predicts that the transmission probability of electron from the source to the
drain should depend on the relation between effective channel length Le f f and Fermi wavelength
λF . The transmission probability is expected to be a maximum when Le f f is a half integer
multiple of λF , i.e., when
Le f f =
n
2
λF (5.2)
where n is an integer, holds. The Fermi wavelength is given by
λF =

2pigv
Ninv
0:5
(5.3)
where gv is the valley degeneracy and Ninv is the carrier density, which can be calculated taking
into account the inversion layer capacitance. Using 5.2, 5.3 and approximating the inversion
layer capacitance as Cox = εox=tox the following relation for the values of the effective gate bias
VGe f f at which a peak in the channel conductance is expected is found
VGe f f =
pigvtoxn2
2εoxL2e f f
(5.4)
This relation clearly predicts a peak separation ∆VGe f f that increases linearly with the peak
number n, in contrast to the constant peak separation found in the experimental results. The
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strong dependence on Le f f predicted by 5.4 is also not in agreement with the experimental find-
ings, since no relation between channel length and peak separation was observed. It is also worth
noting that the group of Omura (Omura, Kurihara, Takahasi, Ishiyama, and Izumi 1997) carried
out their measurements at 39 K, a temperature at which many peaks are hard to recognize, par-
ticularly for measurements at higher VG values.
5.3 The Quantum Transport Model proposed by Dorda
A new general quantum transport model based on a reformulation of the Bohr quantum model
was proposed by G. Dorda (Dorda 1990; Dorda 1992). In this model the resistance of every
specimen is assumed to be quantized in terms of h=e2, leading to the following quantized formula
for two dimensional conductance
G = e
2
h ∑nw (nd)
 1
nw
(5.5)
where nw corresponds to the number of current filaments and nd to the number of coherent
sub-domains within a current filament (please refer to Fig. 5.4). It is assumed that only electrons
in this collective state can contribute to the electrical transport and that the trend to collectiviza-
tion predominates in the current filament, prevented mainly by phonons and ion disturbances. In
short, the current is assumed to be carried by a net of parallel filaments, the conductance of each
depending on the degree of organization (grouping) of the electrons forming it, as schematically
shown in Fig. 5.4 for a homogeneous sample.
The number nd of coherent sub-domains in a filament is calculated as being
nd =
nl
nµe
(5.6)
The quantum number nl is obtained dividing the sample length L by a reference length le =
18:2nm, i.e., nl = L=le (Dorda 1990; Dorda 1992). The electrons are thought to be localized at
a distance l > le, whereas at l < le they are assumed to be indistinguishable, grouped into the
coherent sub-domains.
The quantum number nµe is assumed to be a physically incontestable quantum number. The
splitting of the magnitude Nµ among N, the number of electrons, and µ, the mobility, is viewed
as a physically unfounded procedure. Instead, the relation Nµ = nµee=h must be introduced.
According to the above assumptions, for electrons uniformly distributed over the sample,
no electrical transport is possible for electron concentrations below a reference concentration
N0, for which the distance between electrons is greater than le, the localization length. This
concentration is calculated as being N0 = (le) 2 = 3:0x1015m 2. This situation is schematically
represented on the left side of Fig. 5.5. However, for inhomogeneous samples, the localization
predicted at concentrations N < N0 can be countered to some extent by spatial redistribution to
create one-dimensional current filaments, as shown on the right side of Fig. 5.5. Equation 5.5
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Figure 5.4: Current transport by means of current filaments linking the source and drain contacts. The
dashed lines represent the boundaries between the collective modes. The case for a electron density equal
to N0 = 3:0x1015m 2 in a homogeneous sample is shown. le is the critical width for the electrons being
localized or in the collective mode.
shows that a redistribution of the electrons would lead to a finite conductance. N0 is assumed to
be a universal quantity, completely independent of the geometry and material properties of the
samples.
The most relevant prediction of the model in the scope of this work is that, according to
Dorda, it is expected that electrons can form preferred ordered states at quantized densities N =
nN0, with n = 1;2;3; :::. At these ordered states the perturbation of the current filaments should
be altered, affecting the electrical conductance as predicted by eq. 5.5. Since the gate voltage
controls the amount of charge in the channel of a MOSFET, this phenomena should be noticeable
in the ID x VG characteristics, similar to that observed in the devices studied in this work.
The first step in the way to verify if the predictions of the Dorda’s model correspond to our
experimental findings is to compare the electron densities at which the oscillations are found with
N0. In a first rough approximation, the inversion layer charge density can be estimated using the
oxide capacitance Cox. As discussed in chapter 2, this leads to an overestimation of the inversion
layer charge density. The dependence of the inversion layer charge density Ninv on the gate
voltage VG is then given by N =Cox(VG VT ). For the transistors with a gate oxide thickness tox
of 7 nm, Cox is equal to 4:9mF=m2. For tox = 5nm, Cox is 6:9mF=m2, and finally for tox = 8:7nm,
Cox is 4:0mF=m2. Using these values the oscillations can be interpreted as occurring at constant
intervals of charge inversion layer density of ∆N = Cox∆VG = 4:3x1015m 2 , for the samples
with tox = 5nm and ∆VG = 0:1V . For the samples with tox = 7nm one obtains ∆N = 3:1x1015m 2
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Figure 5.5: Current transport in the case N < N0. For homogeneous samples (left side) the separation
between electrons is greater than the critical length le and they are localized. On the right side a possible
configuration in an inhomogeneous sample is depicted. The electrons group and form a current filament.
Dashed lines represent the boundaries between the collective modes.
and finally, with tox = 7nm one obtains ∆N = 2:5x1015m 2. Although these values are close to
N0, the dependence of the gate voltage steps ∆VG between peaks on tox predicted by this model
could not be observed. Other groups which used much thicker gate oxides obtained the same
gate voltage steps ∆VG between peaks of 100mV and were not able to observe any dependence
of ∆VG on tox, too (Eisele, Baumga¨rtner, and Hansch 1995; Poole, Pepper, and Myron 1983).
5.4 Charge Density Waves
At low temperature and in the weak inversion regime, the channel of the devices may be viewed
as being built up by narrow conducting segments that electrically link source and drain. Hints
to such a channel configuration are given in section 6.2.2. Furthermore, as discussed previously
in section 2.3, it is not expected that many subbands for motion transverse to the channel are
occupied. It has been pointed out that an one-dimensional electron gas coupled to the underlaying
lattice is not stable at low temperatures. For a recent review see (Gru¨ner 1992). The ground state
of the coupled electron-phonon system is characterized by a gap in the single-particle excitation
spectrum and by a collective mode formed by electron hole pairs involving the wave vector
q = 2kF . The charge density associated with the collective mode is given by (Gru¨ner 1988)
ρ(x) = ρ0 +ρ1cos(qx+φ(x)) (5.7)
where ρ0 is the unperturbed electron density. The condensate is called the charge-density wave
(CDW). Amplitude variations are energetically much more costly than phase variations, so that
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φ(x) takes into account any deformations caused by external perturbations (Field, Kastner, Meirav,
Antoniadis, Smith, and Wind 1990). In contrast to superconductors, the phase excitations of the
collective mode are gapless. Hence, Coulombic potentials break the translational symmetry and
lead to the pinning of the collective mode. These Coulombic potentials (due to impurities, oxide
and interface charges, etc.) can be either of attractive (positively charged) or repulsive (negatively
charged) nature (Teranishi and Kubo 1979; Meirav, Kastner, Heiblum, and Wind 1989).
The length LO between two Coulombic centers will lead to oscillations of the pinning energy,
and hence of conductance, with a period of ∆q = 2pi=LO. This model clearly predicts oscillations
with a period directly determined by the distance between these centers (impurities, oxide and
interface charges, etc.). As the distance between centers is expected to be a random variable,
characteristics that are reproducible from sample to sample are not expected. In addition, if there
is more than one pair of Coulombic centers lying close to the conducting segments, one would
get more than one period at once.
The temperature dependence of the conductance is quite similar to that in the Coulomb block-
ade model, discussed in section 5.5. This is because charge transport requires an extra charge
to be added to the region between the pinning centers, leading to a thermally activated transport
behavior resembling the Coulomb blockade.
In the CDW model a threshold behavior in the ID x VD characteristics is also expected (Gru¨ner
1992). The collective mode can only be driven into a current-carrying state if the electric field is
strong enough to ”depinne” the CDW. This will lead to nonlinear current-voltage characteristics
with threshold behavior also in the ID x VD traces.
Another point that makes CDW unlikely to be the phenomenon observed here, is the fact that
the pinning centers get strongly screened as the inversion layer charge density increases. Hence,
the pinning centers are not expected to play a major role in strong inversion.
5.5 Coulomb Blockade in a Single Dot
Due to the discrete charged nature of the electron, the energy required to put one extra electron
on a capacitor plate is not a continuous variable. This is not important as long as the capacitance
is large and the coulombic energy e2=2C is quite small compared to the thermal energy kBT .
However, as the device dimensions become shrinkingly small we find that the energy e2=2C
required to put even one electron on them can exceed the thermal energy at low temperatures.
This leads to the observation of a new phenomena, called Coulomb blockade. Fig. 5.6 shows a
schematic cross section of such a device.
In the following discussion the capacitive coupling between the island and the electrodes
will be assumed small enough that the coulombic energy is higher than the thermal energy. In
addition, the island will be considered big enough that the one-electron energy levels are close
together compared to the thermal and Coulombic energies, that is, quantization effects due to the
confining potential will be neglected.
As shown in Fig. 5.7 the source and drain reservoirs are assumed to be metallic at thermal
equilibrium at temperature T with a Fermi energy E f . The electrical charge QI at the island is
an integer multiple N of the elementary charge q. This charge is related to the potential VI at the
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Figure 5.6: A simple coulomb blockade structure: a) schematic cross section of an island coupled to
three electrodes. The tunneling barrier between the island and drain and source is assumed to be finite.
Hence, there is a finite tunneling resistance in parallel to the capacitive coupling. The coupling between
the island and the gate is assumed to be of capacitive character only, i.e., with infinite tunneling resistance.
b) equivalent electrical circuit representation.
island and the potentials VS at the source, VD at the drain and to the gate potential VG by
QI =CIS(VI VS)+CID(VI VD)+CIG(VI VG) (5.8)
where CIS, CID and CIG are the capacitances between the island and the source, the island
and the drain, and the island and the gate, respectively. If the gate, drain, and source potentials,
as well as the charge on the island are known, 5.8 can be rewritten to give the potential on the
island as
VI =
QI +CISVS +CIDVD +CIGVG
CIS+CID +CIG
(5.9)
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Starting from 5.9, one can calculate the total electrostatic energy Eelst(N) involved in the
charging of the island with N electrons as being
Eelst(N) =
Z
 Nq
0
VI(q)dq =
 Nq(CISVS+CIDVD+CIGVG)+0:5(Nq)2
CIS +CID +CIG
(5.10)
Now, if (N 1) electrons have already been brought on the island, the charging energy Ech(N)
needed to add the (N)th electron is given by
Ech(N) = Eelst(N) Eelst(N 1) =
 q(CISVS+CIDVD+CIGVG)+(N 0:5)(q)2
CIS +CID+CIG
(5.11)
which shows a linear dependence on the gate, source and drain potentials, as well as on the
charge (N 1)q already present at the island.
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Figure 5.7: Schematic representation showing the Coulomb blockade state and Single Electron Transis-
tor (SET) action. On the left side the energy for charging the island with one more electron, the (N+1)th
electron, is higher than the Fermi level at the drain side, and no conduction is possible. Increasing gate
voltages displace the energy ladder and the energy level for the (N+1)th electron becomes to lie between
the drain and source Fermi levels and tunneling is possible.
Based on these facts, two different scenarios can occur for the device of Fig. 5.6. The first is
called Coulomb blockade and is shown on the left side of Fig. 5.7. In the limit of zero temper-
ature, if N electrons are already on the island and the charging energy, i.e. the energy level for
the (N +1)th electron, is above the source and drain potentials, no transfer of electrons into the
island is possible. Furthermore, if the energy level of the Nth electron is below the source and
drain potentials, no electron can leave the island as well. In this case no electrical transport is
possible and the conductance of the channel is zero. Hence, the condition for Coulomb blockade
can be mathematically expressed as
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Ech(N +1)> qVD > Ech(N) and (5.12)
Ech(N +1)> qVS > Ech(N) (5.13)
In the second case the energy level for the (N + 1)th electron lays between the source and
drain potentials. Then, as shown on the right side of Fig. 5.7, one electron can tunnel from the
drain side into the island; furthermore, if the Fermi level for electrons at the source side lays
below the energy level of the (N + 1)th electron on the island, this electron can also leave the
island, tunneling into the source. Now electrical transport is possible, and is carried by one single
electron at a time. The condition for single electron tunneling can then be written as
 qVD > ∆Ech(N +1)> qVS and (5.14)
jVD VSj< q=(CIS +CID +CIG) (5.15)
These two equations guarantee the existence of no more than one energy level of the island
that lays between the source and drain potentials.
Due to the capacitive coupling between island and gate, the ladder of energy levels on the
island can then be shifted by the gate potential VG. Hence, for small VDS, depending on VG, there
may be or not one electron energy level laying between the source and drain potentials, and VG
can be used to turn the electrical conduction between drain and source on or off. This is called
Single Electron Transistor (SET) action.
In the limit of VD = VS and T = 0 the separation in gate voltage ∆VG between conductance
peaks can be obtained noting that the potential on the island VI depends linearly on VG as given
by 5.9 and that the island potential is related to the charging energy according to 5.11. The
charging energy ∆Ech(N +1) falls with raising VG until it equals the source and drain potentials
and an additional electron can tunnel into the island, that is, until the charging energy satisfies
∆Ech(N +1) = qVD = qVS (5.16)
Substituting 5.9 and 5.11 in 5.16 it is possible to obtain the equivalent condition for the
potential energy on the island VI
VI(N +1) =VD 
q
2(CIS +CID+CIG)
=VS 
q
2(CIS +CID+CIG)
(5.17)
For the (N)th electron, one will find
VI(N) =VD +
q
2(CIS +CID +CIG)
=VS +
q
2(CIS +CID +CIG)
(5.18)
With VD and VS kept constant, the change in potential at the island due to its charging with
the extra electron is equal to
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VI(N +1) VI(N) = 
q
CIS +CID+CIG
(5.19)
It is interesting to note that as long as the above conditions are satisfied, tunneling into the
island and from the island is possible. Hence, due to the interplay between VG, VI and the charge
on the island, the potential of the island will continue to jump between the two values
VD 
q
2(CIS +CID +CIG)
VI VD+
q
2(CIS +CID +CIG)
(5.20)
This situation persists as long as the charging energy for the electron coincides with the
source and drain potentials, and the number of electrons on the island keeps jumping by 1.
Consequently, it is easy to calculate the gate voltage steps ∆VG between conductance peaks.
Using 5.9 one finds the value ∆VG for which VI is the same for N or N+1 electrons on the island
as being
∆VG =
q
CIG
(5.21)
Equation 5.21 tells us that with sweeping VG the number of electrons on the island will jump
by one at constant steps ∆VG equal to q=CIG, and that conductance peaks will occur with this
constant spacing, as shown in Fig. 5.8.
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Figure 5.8: The gate voltage controls the number of electrons at the island (right) and causes conduc-
tance peaks in the channel conductance (left).
In order to observe the conductance peaks in the ID x VG characteristics some constraints must
be imposed on the temperature T , on the drain-source voltage VDS, and on the total capacitance
of the island.
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With rising temperature, the characteristic of 5.16 is softened and thermal electrons at the
source and drain electrodes can reach energy levels at the island that lay well above the Fermi
level EF . Electrons on the island at energy levels below EF can be thermally excited as well and
leave the island. This causes a broadening of the conductance peaks, and they can smear out with
rising temperature. To avoid this phenomenon, the coulombic energy of an electron at the island
must be much greater than the thermal energy, i.e.
q2
2(CIS +CID+CIG)
 kBT (5.22)
Additionally, in order to talk about one electron being localized on the island, the lifetime τ
of the corresponding quantum mechanical state should not be vanishingly small. The life time
is related with the energy difference ∆E between the states with N and N + 1 electrons through
the Heisenbergs uncertainty relation. For small biases, the tunneling rate through a potential
barrier is linearly proportional to the applied bias and the barrier can be viewed as an electrical
resistance. Hence, for the electrons to be localized, the equivalent tunneling resistance RT should
not be vanishingly small. If the resistance is too small, the wave functions for the electrons on
the island overlap with the wave functions for the electrons on the source and drain contacts.
The life time of one electron on the island can be estimated by the equivalent electrical time
constant RTCTOT , where CTOT is the total capacitance of the island. The energy difference ∆E
between the states is given by the coulombic energy EC = q2=2CTOT . Hence, using Heisenbergs
uncertainty relation, the minimum tunneling RT resistance can be estimated as
τ
h
∆E ! RTCTOT  h
2CTOT
q2
! RT 
2h
q2
(5.23)
Equation 5.23 tells us that in order to observe the Coulomb blockade phenomenon the tun-
neling resistance RT must be much greater than 2h=q2. In previous literature, however, the value
h=q2  26kΩ is most commonly used as reference value (Weis 1994; Nakajima and et al. 1994;
Takahashi, Namatsu, Kurihara, Iwadate, Nagase, and Murase 1996; Welser, Tiwari, Rishton,
Lee, and Lee 1997).
The last constrain imposed is that the drain source bias VDS must be less than the sep-
aration between the charging energies for subsequent electrons placed on the island, where
VDS < e=CTOT . If VDS  e=CTOT , there will always be at least one single electron energy level on
the island that lays between the source and drain potential and Coulomb blockade can then not
be achieved.
In conclusion, one can expect to observe Single Electron Transistor action if the following
conditions are fulfilled:
q2
2CTOT
 kBT (5.24)
RT 
2h
q2
(5.25)
VDS <
q
CTOT
(5.26)
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The next step is to compare the experimental results with the predictions of the Coulomb
blockade model. The most reasonable approach to this task seems to be modeling the electrical
transport characteristics of the devices as being the result of two conduction mechanisms occur-
ring in parallel: a) the conventional drift-diffusion transport as described in section 2.1.2 and b)
Single Electron Transistor (SET) action. In the limit of zero current carried by the conventional
drift-diffusion mechanism one would have a SET.
In order to realistically compute the current contributed by possible SET action the param-
eters will be estimated based on our experimental results. In this procedure a ”best case” study
will be done, where values as close as possible to the limiting conditions will be set to the param-
eters. Doing so, it will be possible to conclude if the phenomena observed in the experimental
data may be originated by SET action or not.
The first step is to evaluate the values of the parameters to fulfill 5.24. As the oscillations
can be observed at temperatures up to 35 K, the constraint on the total island capacitance CTOT
is found to be
q2
2CTOT
 kBT !CTOT  38aF (5.27)
meaning that the total island capacitance is required to be much less than 38 aF . To get an
insight, this value corresponds to the self-capacitance of a metal island of radius R 30 nm im-
mersed in a material with a dielectric constant ε = 11:9ε0, such as silicon. If capacitive coupling
between the island and other electrodes does exists, the radius has to be smaller in order to get a
capacitance not greater than 38 aF .
According to 5.21, in order to achieve gate voltage steps ∆VG = 100mV between conductance
peaks of, the typical ∆VG found in the experimental results, the capacitive coupling CIG between
the island and the gate electrode must then be equal to
∆VG = 0:1V =
q
CIG
! CIG = 1:6aF (5.28)
However, it should be noted that this can not be equal to the total capacitance of the island
CTOT . According to 5.24 and simulations, for an island with CTOT = 1:6aF , SET action should
be noticeable even well above room temperature and at drain source biases of the order of 100
mV. To bring theory and experiment into better agreement, capacitive coupling between the
island and other electrodes, such as the source and drain electrodes, must be then assumed.
The value of this capacitive coupling will be used as a fitting parameter to get the best possible
agreement between experiment and the simulations described below.
In order to get the maximum drain source current IDS and satisfying 5.23, the tunneling
resistance RT of the tunneling barriers between source and island and between drain and island
will be set equal to 27kΩ each.
These values are set for the parameters in order to simulate the electrical transport char-
acteristics of the samples. The current component due to SET action is simulated using SI-
MON1.1 (Wasshuber 1997). It is important to note that this simulator implements a classical
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electron-electron interaction model and imposes no constrains in the tunneling resistance RT .
This can lead to an overestimation of the peak valley current relation, especially for smaller val-
ues of RT . Quantum confinement energies due to the small dimensions of the island are also
not modeled. This can become critical for very small islands, where the quantum confinement
energy is not negligible when compared with the electrostatic energy. The component due to
drift-diffusion transport is evaluated using DESSIS (ISE - Integrated Systems Engineering AG
1994).
Another experiment was carried out to verify if there is a capacitive coupling to a fourth
electrode, such as the bulk. This was made by observing the peak frequency and the peak widths
in the ID x VS characteristics, with VDS kept constant. If VG and VB are kept constant while VS and
VD are swept (but keeping VDS constant), the gate voltages at which the conductance peaks occur
are shifted. An increasing source bias shifts the gate voltage value VG at which a peak occurs to
a more positive value. This is a consequence of shifting the charging energies to more positive
values, described by equation 5.11. Hence, a more positive gate voltage is needed to obtain the
same bias between the island and the gate electrode, i. e., to induce the same amount of charge
on the island1. With increasing VS, at every conductance peak shown in Fig. 5.9, the number of
electrons on the island is reduced by one.
Another effect that can be seen on Fig. 5.9 is the shifting the threshold voltages to more
positive gate voltages with increasing source bias VS. This classical phenomenon is boosted in
very short channel devices such as the ones used in this study. With increasing source and drain
potentials higher gate biases are needed to get the same amount of inversion at the channel ends.
If there were capacitive coupling to a fourth electrode, the oscillation period observed in the
ID x VS characteristics should differ from that of the ID x VG characteristics. Namely, the oscilla-
tion period would be smaller in the ID x VS characteristics, because an extra term describing the
capacitive coupling between the electrode and the island would appear in 5.20. In our measure-
ments, as described in section 4.3, the oscillation period, the peak widths and heights measured
in these traces are nearly the same as the ones obtained in the ID x VG characteristics, indicating
that there is significant no capacitive coupling to a fourth electrode. Furthermore, neither in these
experiments, nor in the ID x VD, nor in the VG x ID measurements, a change in the traces could
be observed when source and drain are interchanged. Hence, it would be concluded that CIS and
CID should have the same value. This would be a very unusual coincidence, and may suggest
that a model that accounts for fluctuations periodic in channel carrier number should be favored.
Simulation results for device 366/13-64 T4 are shown in Fig. 5.9. The value of CTOT is used
to bring experimental data and measurement into agreement. As one can see, the greater CTOT the
broader the conductance peaks are. A capacitive coupling between island and source CIS = 7:5aF
and between island and drain CID = 7:5aF, amounting a total capacitance CTOT = CIG +CID +
CIS = 16:6aF, leads to the best possible agreement. The parameters for the conventional drift-
diffusion simulator were determined using the process simulator DIOS (ISE - Integrated Systems
Engineering AG 1994). The ID x VG characteristics for the same device is shown in Fig. 5.10. The
1Do not forget that there is an ohmic link between island and both source and the drain. Hence, in steady state
and for vanishingly small VDS, the difference between the potential at the island and the potential at source and at
drain can not be larger than  q2(CIS+CID+CIG )
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Figure 5.9: Simulation results showing the ID x VS characteristics for two different values of CIS = CID
at 4.2 K. VDS, VG and VB are kept constant while VS is swept. The solid line is for CIS = CID = 7:5aF. The
dashed line for CIS = CID  0aF. CIG is 1:6aF for both curves.
same values for CID, CIS, and CIG as above are used, and reasonable agreement can be obtained.
This means that after this simulations the observed phenomena could be Coulomb blockade, but
it is not a proof that it is Coulomb blockade.
As stated before, the quantum confinement energies due to the small dimensions of the island
were not accounted for in the above calculations. In order to estimate the splitting between the
single particle energy levels, a harmonic potential is assumed for a circular quantum dot. In the
isotropic case the two-dimensional parabolic confinement potential is given by
V(x;y) =
m
2
ω2(x2 + y2) (5.29)
and the resulting eigenvalues are
Ex;y = (nx +ny +1)~ω (5.30)
This situation is schematically depicted in Fig. 5.11. As can be seen from Eq. 5.30, the
separation between the single particle energy levels ∆E is ~ω. As the channel length of the
shortest devices is L = 30nm and the oscillations are resolved at temperatures up to 35 K, one
could estimate the single particle energy splittings assuming a quantum dot with radius r = 15nm
and the potential depth needed to accommodate approximately 10 electrons on the dot as being
10meV . This leads to a splitting ∆E = ~ω 2:5meV . This is comparable to the charging energy
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Figure 5.10: Simulation Results for the same device and conditions as for the experimental results in
Fig. 4.1. For more details please refer to the text.
of the island q2=(2CTOT ) = 4:8meV , for CTOT = 16:6aF, as used in the above calculations.
Hence, the quantum confinement energies must be accounted for.
The exact Hamiltonian of N electrons in a two-dimensional parabolic confinement potential
is quite difficult to treat. But its properties have been studied in the scope of different approxi-
mation methods (Janik and Majkusiak 1998; Ishikuro and Hiramoto 1997; Nakazato and Ahmed
1995). In the constant interaction picture the interaction term is excluded from the Hamiltonian
and treated by means of classical electrostatics, as in the analysis of the SET made above. The
N-particle Hamiltonian is then the N-fold sum of the single-particle Hamiltonian plus the elec-
trostatic energy (Nq)2=(2CTOT ) of N electrons on the quantum dot. Hence, the total energy of
the N-particle states is given by putting the N electrons one by one into the single-particle levels
Ei and adding the classical electrostatic energy, where it is described as
EN;i =
(Nq)2
2CTOT
+
N
∑
i=1
Ei (5.31)
When the second term above can be neglected, the islands are said to be metallic. As this
does not hold in this case, the signature of the energy spectrum of the quantized states should
be observed in the ID x VG characteristics (Schmidt 1997; McEuen, Foxman, Kinaret, Meirav,
and Kastner 1992; Merkt, Huser, and Wagner 1991; Bryant 1987). Thus, the spacing between
peaks should not be constant, but dependent on the degeneracy of the single-particle levels Ei.
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Figure 5.11: Single particle energy levels in a two dimensional harmonic confining potential.
The ground state is two-fold degenerate (spin degeneracy), the first excited state is four-fold
degenerate, the second six-fold, and so on.
The application of a magnetic field perpendicular to the surface of the island allows the
strength of the lateral confinement to be varied, and the energy of the single electron ground
state to increase continuously with the magnetic field. The dependence of single electron energy
levels of a harmonic oscillator on magnetic field is given by (Fock 1928)
En;l = (2n+1+ jlj)
q
(~ω0)2 +(~ωc) + ~ωcl=2 (5.32)
where ωc = qB=m is the cyclotron frequency and ω0 is the natural frequency of the harmonic
oscillator. The Landau level separation ~ωc is a measure of the strength of the confinement re-
lated to magnetic field. Setting m = m0, the free electron rest mass, underestimates the Landau
level separation, because the effective mass of the electrons in the silicon lattice is smaller than
m0. Doing so, a Landau level separation of about 1:75meV at a magnetic field of 15T is calcu-
lated; a value that is greater than the thermal energy kBT for temperatures up to 20K. Further-
more, the Landau level separation is then comparable to the charging energy of the island. Hence,
it must be concluded that the application of the magnetic field changes the energy spectrum of
the island, leading to a shift in the values of VG at which Coulomb Blockade and Single Electron
Transistor Action occur, that is, a change in the ID x VG characteristics is expected. In addition,
the spin splitting of the single particles levels Ei is expected to become observable. As described
in chapter 4, the pattern observed in the ID x VG characteristics does not change if magnetic fields
up to 15 T are applied.
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5.6 Coulomb Blockade in Parallel Dots
In the previous section it was concluded that the observed periodic oscillations are unlikely the
result of a Coulomb blockade on a single quantum dot. In this section it will be discussed if the
oscillations could be originated by a configuration where more than one quantum dot are present.
For the devices being studied, the channel width is much greater than the channel length
(W >> L). Hence, if a multiple dot geometry is to be present in the channel of our devices, it
is reasonable to expect that these will be in a parallel configuration. Furthermore, regarding a
series configuration, one has to note that the current flow through the dots is decreased if they
are connected in series. For some samples, the difference between the conductance values of a
peak and the subsequent valley is more than e2=h. This can not be accounted for by a series
configuration.
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Figure 5.12: Coulomb blockade in a parallel geometry.
The system of capacitances and tunnel barriers of a possible parallel configuration with two
islands in the device channel is shown in Fig. 5.12. It is assumed that the number of electrons
on the first (NI1) and second island (NI2) are independently quantized. This assumption depends
critically upon the tunnel barriers between the islands, and upon the tunnel barriers between the
islands and the source and drain regions. The charging energy of such a system can be expressed
in terms of the capacitance matrix C 1i; j (Hofmann and Wharam 1996)
Hch =
1
2 ∑i; j QiC
 1
i; j Q j (5.33)
where Qi is the total charge on island i.
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Within the framework of this electrostatic description, the Coulomb blockade of current trans-
port is maintained if the exchange of an electron between the dots and the surrounding reservoirs
does not yield a configuration with the same energy. The problem is then reduced to finding
the stable configurations (NI1;NI2) for which the total electrostatic energy given by 5.33 is a
minimum. The points of degeneracy between stable configurations then yield the points where
the blockade is lifted, and the exchange of one electron between the islands and source or drain
reservoirs is favored. This can be schematically depicted in a so called stability diagram. In such
a diagram, each cell corresponds to a stable configuration (NI1;NI2). At the cell boundaries the
states are degenerate and a change in the total number of electrons (NI1 +NI2) is then expected.
At this point, the Coulomb blockade is lifted.
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Figure 5.13: Stability diagram. Different diamonds and lines running parallel to the diamond edges are
clearly visible. The darkness is proportional to the amount of tunneling going on in the device. In the
white diamonds the device is in a stable configuration (Coulomb-blockade), and current flow is negligible.
The diamond boarders correspond to the onset of single electron tunneling, where current starts flowing.
Figure 5.13 depicts such a stability diagram, simulated using Simon 2.0 (Wasshuber and
Kosina 1998). An island-gate capacitance Ci1g of 1.6 aF is assumed for the first island. For
the second island, island-gate capacitance Ci2g of 3.2 aF is assumed. The capacitive coupling
between the islands is assumed to be 10 aF, and Ci1d = Ci2d = Ci1s = Ci2s = 2:0aF is assumed
(refer to Fig. 5.12).
From this stability diagram it can be seen that there are separate states for every stable con-
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figuration (NI1;NI2). Every white diamond like cell represents such a state. In this diagram, the
darkness is proportional to the amount of tunneling going on in the device. In the white diamonds
the device is in a stable configuration (NI1;NI2), corresponding to Coulomb blockade, and cur-
rent flow is then negligible. On the diamond boarders the states are degenerate, corresponding to
the onset of single electron tunneling, where current begins to flow.
In this simulation, the first diamond, centered around (VD = 0, VG = 0) is assumed to represent
the stable state (NI1 = n1, NI2 = n2). As VG increases, more electrons are induced on the island.
The second diamond represents the stable state (NI1 = n1, NI2 = n2 + 1). The third stable state
(NI1 = n1, NI2 = n2 +2), and the next stable state (NI1 = n1+1, NI2 = n2 +2), and so on. There
are separate stable states for every configuration (NI1;NI2). This is true as long as there is a
capacitive coupling between the two islands. As a consequence, peak overlaping is only possible
if there is no capacitive coupling between the islands. In those cases, there is a separate stability
diagram for each island, and the points where Coulomb blockade is lifted may then overlap.
This is illustrated in Fig. 5.14, where the characteristics expected for two non-interacting
islands is depicted. An island-gate capacitance Ci1g of 1.6 aF is assumed for the first island. This
leads to the characteristics already evaluated in the last section (i.e., an oscillation period of 100
mV in VG). For the second island, island-gate capacitance Ci2g of 3.2 aF is assumed, leading to
an oscillation period of 50 mV in VG. For non-interacting islands, one can just arithmetically add
the characteristics predicted for each island, and the peaks may overlap, as shown in Fig. 5.14.
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Figure 5.14: Simulated characteristics for two quantum dots that do not interact. Two islands are as-
sumed to be in parallel in the channel. One with a gate island capacitance of 1.6 aF, and the other with
a gate island capacitance of 3.2 aF. As there is no capacitive coupling between the islands, the resulting
characteristics (doted line) is the superposition (sum) of the contribution of each. For better visualization,
the resulting characteristics (dotted line) is slightly shifted in the current axis.
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Figure 5.15: Simulated characteristics for two quantum dots that do interact. Two islands are assumed
to be in parallel in the channel. One with a gate island capacitance of 1.6 aF, and the other with a gate
island capacitance of 3.2 aF. The capacitive coupling between the islands is considered to be 10 aF. The
geometry is depicted in Fig. 5.12
If the islands are now assumed to be capacitively coupled, as shown in Fig. 5.12, the expected
characteristics will change significantly. Due to the interaction between the islands, the points
where the Coulomb blockade is lifted will move. As shown in Fig. 5.15, this can lead to an
oscillation period of  33mV in VG, resembling experiment for the oscillations observed near
threshold.
The central point in the interpretation of the results in the framework of Coulomb blockade in
parallel quantum dots is the existence of confined electron gases (islands) that are electrostatically
coupled to each other and to the source and drain reservoirs. As previously described, two
parallel islands can account for the pattern measured near threshold if specific values are assigned
to the model parameters. The tunnel barriers between islands and the source and drain reservoirs
may not be independent of the gate bias. Indeed, if these barriers are due to the inhomogeneous
potential landscape in the channel, one should expect the potential barriers to decrease as the
level of inversion increases, where VG increases. The potential barriers of the two islands may
also depend on VG in different ways. One of the barriers may be lowered faster than the others.
It could, for instance, be reasonable to expect that the resistance of the barriers for tunneling
into the greater island (the one with greater capacitance) will reach the critical value for electron
localization first. In this regime one can not speak of an isolated island anymore, since the
electron wave functions start being delocalized, and the exchange of an electron between the
second dot and the source and/or drain reservoirs costs almost no energy. At this point the
second island merges into the channel and only the first island is left. As the capacitive coupling
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between the first island and the gate electrode was assumed to be CI1G = 1:6aF, the oscillation
period will change from 33 mV to 100 mV, matching the results from experiment.
If the gate voltage is increased further, the first island will also start merging into the channel.
This result is the suspected mechanism responsible for the smearing out of the oscillations at the
highest gate voltages.
As discussed above, the current contributed by two quantum dots can be arithmetically added
only if there is no interaction between these dots, where the interdot capacitance is vanishingly
small. If the interdot capacitance can not be neglected, two separate conductance peaks will
become visible. Hence, the conductance peaks of two different quantum dots can overlap only
if the corresponding interdot capacitance is vanishingly small, that is, if they are electrostatically
decoupled. To match experimental results, a mechanism that can account for a difference in
conductance between a peak and the subsequent valley greater than q2=(2h), found in some
samples, is required. The presence of a third island, decoupled from both other islands, is needed.
Subsequently, according to the Coulomb blockade model, in some samples the existence of a
third island, decoupled from both other islands, is predicted.
Similar to Coulomb blockade in a single dot, discussed in the previous section, the application
of a magnetic field perpendicular to the islands allows the strength of the lateral confinement do
be varied, causing the energy spectrum of the islands to change. Hence, a change in the measured
characteristics would be expected if a magnetic field is applied. As described in chapter 4, this
could not be observed.
6. The Random Telegraph Signal
In this chapter experimental results that indicate the possibility of observing the behavior of
individual defect sites near the Si=SiO2 interface are presented. Studying the bias-voltage de-
pendence of the random telegraph signal (RTS) it is possible to determine the location of these
defects. It is shown that a trap can be used as a probe into the local surface potential. It is also
shown that as the behavior of the RTS does depend on the properties of the channel electrons
near the defect, RTS analysis is a valuable way to study effects as Coulomb scattering, electron
gas heating and electrical channel formation in very small area devices.
It is also indicated that the fluctuations in the drain current, related to the trap, tend to in-
crease as the device active area decreases. As a result, RTS is of increasing relevance as device
dimensions keep shrinking and supply voltages continue being lowered.
6.1 Single-Electron Switching
The continuous switching of a signal between two well defined levels is called Random Telegraph
Signal Noise, or simply RTS Noise. Fig. 6.1 shows an example of such a signal in the drain
current ID of a MOSFET. During the measurement the device is held at a fixed bias point and the
current is observed as a function of time. The switching in ID is related to the alternate capture
and emission of carriers at an individual defect site.
Small area devices as the ones studied in this work are particularly well suited for the study
of the RTS Noise. In large area devices there may be many defect sites affecting the electrical
transport at every bias point, making it impossible to study the behavior of a single one. Further-
more, the relative amplitude of the signal tends to decrease with increasing active device area,
imposing practical difficulties in measuring the signal with sufficient accuracy.
6.1.1 Capture and Emission Kinetics
In MOSFETs most of the defects are found to reside in the oxide close to the Si=SiO2 interface,
within tunneling distance of the inversion layer. In a nMOSFET, if one electron tunnels into a
neutral defect (electron capture), the number of mobile carriers in the inversion layer is reduced.
Furthermore, the defect is then charged, and scattering of inversion layer carriers may increase.
Therefore, a reduction in the channel current can be expected. After the release of the trapped
electron (emission) the current returns to its higher level. Hence, the mean time at the low and
at the high current levels are directly related to the electron emission τe and capture τc times,
respectively. τc is the mean time needed to capture an electron, that is, the mean time during
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Figure 6.1: A typical Random Telegraph Signal (RTS) in the drain current of a MOSFET. Discrete
current changes against time.
which the trap is empty, and τe is the mean time needed to emit it, that is., the mean time during
which the trap is occupied by the electron.
Observing the gate voltage dependence of the RTS shown in Fig. 6.4, it can be seen that as the
gate voltage is increased the mean time in the high-current state (τc) is strongly reduced. This can
be understood with the help of Fig. 6.2. It shows the band bending in the channel of a MOSFET
in which there is only one defect energetically reachable for the electrons in the inversion layer,
that is, there is only one defect energy level ET within kBT of the surface Fermi level EF . The
dotted lines and the arrows sketch the effect of a positive increment in the gate voltage VG. With
increasing gate voltage the energy separation ET  EF becomes smaller, and the probability of
the electron being captured increases. This corresponds to a decrease in the high-current state
time.
In the linear regime of operation the fractional occupancy of the defect is given by (Kirton
and Uren 1989b)
τc
τe
= g e
ET EF
kBT (6.1)
where g is the ratio between the degeneracies γ(n) and γ(n+1) of the n  and (n+1) electron
states, respectively (i.e., g = γ(n)=γ(n+1). In most cases γ(n) and γ(n+1) are equal (g = 1).
It can be seem from Fig. 6.2 that the dependence of (ET  EF) on VG can be used to estimate
the distance of the defect from the interface. If the defect is located at the interface, the change in
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Figure 6.2: Band diagram of a nMOSFET with a localized energy state (trap) in the oxide. The dotted
lines show the changes due to an increment δVG in the gate voltage. δΦS is the change in the surface
potential. The trap energy level ET is pushed down by incrementing the gate voltage.
(ET  EF) equals the change in the surface potential δΦS. If the defect is at a distance d into the
oxide, the potential drop due to the electrical field in the oxide must be accounted for. Assuming
a constant electrical field in the oxide, the distance d of the trap into the oxide is then given by
δVG δΦS
tox
=
δ(ET  EF)=q δΦS
d
(6.2)
The surface potential change δΦS can be easily estimated from the standard MOSFET theory
presented in chapter 2.
Taking the logarithm of both sides of eq. 6.1 and differentiating with respect to VG, leads to
d
dVG
(ET  EF) = kBT
d
dVG

lnτc
τe

(6.3)
Since the ratio (δlnτc=τe)=(δVG) can be experimentally determined, equations 6.3 and 6.2 can
be used to estimate d.
The above equations describe the fractional occupancy of the defect (the ratio τc=τe) and its
dependence on VG and d, but give no information about τc and τe itself. Now the theory necessary
to estimate them will be discussed.
The capture and emission processes are assumed to be thermally activated (Kirton and Uren
1989a). First, the physical origin of the non-radiative transition is investigated. This is done
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by using the simplified configuration coordinate diagram of Fig. 6.3. It assumes coupling with
one lattice coordinate Q. Due to the presence of electron-lattice interaction in the defect (bound)
state, the defect electronic energy is minimum for a value Q = Qd differing from Q = Qk, the Q
value at which the delocalized electron energy is a minimum. In the perfect lattice configuration
the electron-lattice coupling is infinitely small and Qk = 0 (in Fig. 6.3 this is assumed to be the
case). Assuming that the system is initially in the state Ek(Q) corresponding to the empty defect
with the electron in the conduction band, it can be shown that the non-radiative transition is
induced by off-diagonal elements in the Hamiltonian, which induce transitions between vibronic
states that differ in electronic energy but have the same total energy (Bourgoin and Lannoo 1983).
In other words, the transition probability is a maximum at the cross-over of curves Ed(Q) and
Ek(Q) in Fig. 6.3, where there is a strong mixing between the inversion-layer state and the defect
state. As the cross-over does not occur at the minimum of Ek(Q), there is a energy barrier for
capture EB (see Fig. 6.3). One electron in the conduction band can absorb thermal energy and
overcome the energy barrier EB. Hence, the capture process is thermally activated. On electron
capture the defect bound state is well away from equilibrium and the excess energy is dissipated
by multi-phonon emission.
E d(Q) E k(Q)
Qd Qe
BE
E
0
-E FTE
Q
Figure 6.3: Configuration coordinate diagram for an acceptor trap. The energy E is the sum of the
elastic and electronic energies. It is plotted against one lattice coordinate Q.  labels the localized defect
electronic state. Æ labels the trap empty with the electron free to move in the conduction band.
The capture rate can be written as a function of the particle flux and cross-section (Kirton
and Uren 1989a):
1
τc
=
Z
∞
EC
n(E)v(E)σ(E)dE (6.4)
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where n(E) is the inversion-layer carrier density, v(E) the carrier velocity and σ(E) the cross-
section. This equation can be simplified if one assumes a constant carrier density n with an
average thermal velocity v in the inversion-layer. By using the average capture cross-section σ,
the capture rate reads
1
τc
= nvσ (6.5)
The capture cross-section is found to be of the form (Schulz and Johnson 1978)
σ = σ0e
 EB
kBT (6.6)
Substituting eq. 6.6 in eq. 6.5 leads to
τc =
e
EB
kBT
σ0nv
(6.7)
The inversion-layer carrier density n is given by
n = NCe
 (EC EF )
kBT (6.8)
where NC is the effective density of states in the conduction band. Now the electron emission
time τe can be obtained by combining eq. 6.1, 6.8 and 6.7:
τe =
1
gσ0vNC
e
EB+(EC ET )
kBT (6.9)
An electron at the conduction band edge EC can tunnel into a trap lying at a higher energy ET
by phonon absorption. On electron capture the defect bound state is well away from equilibrium
and the excess energy is dissipated by multi-phonon emission (Kirton and Uren 1989a). That
means that the defect state lies at a higher energy when it is empty as when it is filled. Hence, the
filled trap state may lie below EC and the electron has to absorb thermal energy from the lattice
in the emission process.
6.1.2 The Amplitude of RTS
The trapping of an electron into a localized defect state can induce a change in source-drain
current in two ways: by a reduction in the number of free carriers in the channel and by a change
in the effective mobility (Hung, Ko, Hu, and Cheng 1990; Pacelli, Villa, Lacaita, and Peron 1999;
Villa, Lacaita, Perron, and Bez 1998). In a first step the signal amplitude will be estimated as the
result of the individual contribution of two terms: one due to the charge number fluctuation, and
the other due to mobility change. By following this approach the relative change in source-drain
current can be described as
∆ID
ID
=
∆Ninv
Ninv
+
∆µ
µ
(6.10)
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where Ninv is the inversion layer charge density (per unit area).
First the contribution due to a change in the number of channel free carriers (number change)
will be evaluated. When the trapped charge density Ntrap fluctuates at fixed VG, charge conser-
vation in the device can be written as
∆Ninv +∆Ndep+∆Ntrap+∆NG = 0 (6.11)
where Ndep is the depletion region charge density and NG is the charge density at the gate elec-
trode.
The charge density fluctuations can be related to the change in surface potential ∆ΦS observ-
ing that
∆Ninv = Cinv∆ΦS (6.12)
∆Ndep = Cdep∆ΦS (6.13)
∆NG = Cox∆ΦS (6.14)
where Cox, Cdep and Cinv are the capacitances (per unit area) associated with the oxide, depletion
region and inversion layer, respectively.
Inserting 6.12 to 6.14 into 6.11 leads to
∆Ntrap
∆ΦS
=Cinv +Cdep+Cox (6.15)
This expression can be developed further using equations 6.12 to 6.14 and using the relation
∆Ninv=∆Ntrap = (∆Ninv=∆ΦS)=(∆ΦS=∆Ntrap):
∆Ninv
∆Ntrap
=
∆Ninv=∆ΦS
Cdep+Cox  (∆Ninv=∆ΦS)
(6.16)
As discussed in chapter 2, section 2.1.1, once strong inversion is achieved the surface potential
ΦS gets virtually pinned to 2ΦB (ΦB is the potential in the bulk). Hence, in strong inversion
the denominator in 6.16 is dominated by ∆Ninv=∆ΦS, and ∆Ninv=∆Ntrap turns out to be -1. If
one electron is trapped the inversion layer looses one electron. In weak inversion charge sharing
between the gate, the inversion layer and the depletion region does occur. Part of the trapped
charge is neutralized by a change in the depletion region charge density, or by a change on the
charge on the gate electrode, and one gets j∆Ninv=∆Ntrapj< 1.
After the charge-sheet model of the MOSFET developed in chapter 2, the inversion layer
charge density can be written as
Ninv = N0 e
qαΦS
kBT (6.17)
and therefore
∆Ninv
∆ΦS
=
qαΦS
kBT
Ninv (6.18)
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where α has a value of 1 in weak inversion and decreases monotonically down to 0.5 in strong
inversion (Brews 1978).
Finally, substituting 6.18 into 6.16, the ratio ∆Ninv=Ninv can be estimated to be
∆Ninv
Ninv
=
α(q=kBT )∆Ntrap
Cdep+Cox α(q=kBT )Ninv
(6.19)
Now, that the equations to evaluate the first term at the right side of 6.10 have been developed,
the term due to mobility change has still to be analyzed.
The mobility of the carriers is a function of the average number of scattering events that
occur in the path between source and drain. If the scattering events at the trap under observation
and those at the other scattering centers are uncorrelated, the resulting total mobility µ can be
evaluated using Matthiessen’s rule as being
1
µ
=
1
µch
+
1
µtrap
(6.20)
where µtrap is the mobility term due to the trap under observation only and µch is the mobility
due to all other scattering events that occur in the channel. The mobility termµtrap can be related
to the effective mass 1=m and scattering time τtrap by
1
µtrap
=
m
qτtrap
=
mvσ
qWL
(6.21)
where σ is the scattering cross-section and v the average thermal velocity. The factor 1=WL is
the density of scatterers, for one trap and a channel of length L and width W .
The above description treats the effects of number and mobility fluctuations as being dis-
tributed over the whole channel. All values are taken as mean values integrated over the channel
area. This uniform number and mobility fluctuation model is the standard procedure used to
study RTS in MOS devices.
6.2 Discussion
In this section the RTS measured in nanometer scale MOS devices is described and the adequacy
of the uniform number and mobility fluctuation model for this small devices is discussed.
The random telegraph signal was measured using a HP4156A semiconductor parameter an-
alyzer. Since the capture and emission times are exponentially distributed, in accordance with
a Poisson distribution, a large number of transitions must be recorded (Kirton, Uren, Collins,
Schulz, Karmann, and Scheffer 1989). To obtain an estimate of the up and down times with
an error of 10% or less, records containing 200 or more transitions are stored. Additionally,
the sampling time is held short. Otherwise transitions would be lost. During measurements, the
sampling rate used was, always when possible, of at least 100 times the capture or emission time.
This makes data acquisition a very time consuming task and presents a practical limitation on the
number of samples that can be analyzed. Since the minimum sampling time of the measurement
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apparatus used is 60µsec:, for capture or emission times shorter than 6msec: it was not possible
to satisfy the last constraint. Hence, for those samples the accuracy is worse than 10%. The
statistical and experimental errors are always indicated in the figures that present the data.
6.2.1 Capture and Emission Times as a Function of Bias Point
This section describes first the gate voltageVG dependence of the measured RTS. The data shown
in figures 6.4 and 6.5 are representative for the random telegraph signal noise found in devices at
room and low temperatures, respectively.
Figure 6.4 shows that as the gate voltage is increased while VD is kept constant, the capture
time is strongly reduced, while the emission time happens to remain largely unaffected. This is
in accordance with equations 6.7 and 6.9. A positive increase in the gate voltage does induce
more free carriers in the inversion layer, where n in Eq. 6.7 does increase. Hence, a decrease
in τc becomes expected. Although the change in capture time on increasing gate voltage is pre-
dominantly a result from changes in n, the decrease in τc can be boosted further by other effects.
An increasing VG means increasing carrier velocity at the Fermi level, and one may expect an
increasing average thermal velocity v, depending on temperature and drain bias. In addition,
as discussed in chapter 2, section 2.3, as the transversal electric field strength increases, the in-
version layer charge-density peak moves closer to the interface, thus increasing wave-function
overlap. The changing oxide field strength also lowers the tunneling barrier. The net result is
an increase in σ0 in Eq. 6.7, contributing to the decrease in τc. This factors may also affect the
emission time and could be the origin of the small variations in τe that can be seen in Fig. 6.4.
However, since these variations are not accentuated, it is not possible to say if they are a real
effect or if they are an artifact of measurement accuracy.
The data in Fig. 6.5 shows some deviation from the behavior just discussed. The major
difference is that for this trap, active at low temperature, the emission time does increase with
increasing gate bias. Figure 6.2 shows that a change in the gate voltage of δVG causes a change in
surface potential of δΦS, consistent with a more negative charge in the inversion layer. Thus, the
electron states in the oxide will be shifted down in energy, as shown schematically for the trap
state ET . Hence, the energy needed to emit an electron from the trap state into the inversion layer
does increase with gate bias. This is the origin of the increase in τe observed with increasing gate
bias in Fig. 6.5.
Now one could ask why this is not observed for the room temperature data presented in
Fig. 6.4. One hint can be found looking to the difference in the magnitude of the time scales
(y-axis) in figures 6.4 and 6.5. As one can see, the capture and emission times for the room
temperature data are on a scale two orders of magnitude greater. Equation 6.7 tells us that in
order to get a longer emission time at higher temperature, the energy barrier for electron emission
has to be much higher. This is the reason why τe is quite insensitive to changes in the gate bias
for the trap observed at room temperature. For this trap at room temperature, the changes in
energy for the electron states in the oxide are not significant compared to the energy barrier for
electron emission.
The drain bias dependence of the RTS in our probes appears to be much more exciting,
and deserves more careful analysis. In the following the dependence of the mean capture and
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Figure 6.4: Mean lifetime for capture (solid symbols) and emission (open symbols) as a function of
gate bias at room temperature. Threshold voltage VT is about 50 mV. Design channel width and length are
W = 1:0µm and L = 30nm, respectively. Gate oxide thickness tox is 4.7 nm.
emission times on VD is discussed. The drain bias dependence of the RTS amplitude is treated in
the next section.
Since MOSFETs are macroscopically symmetrical devices, the source and drain biases can
be interchanged so that a single trap can be used as a probe near the drain in one orientation and
near the source in the other. These orientations are arbitrarily called forward and reverse in the
following discussion.
In analyzing the mean capture time as given by Eq. 6.7, if the electron gas is not in thermal
equilibrium with the lattice, the first question that arises is whether T should be replaced by Te,
the average electron temperature, or not. As discussed in section 6.1.1 and shown in Fig. 6.3, in
order to reach the cross-over of curves Ed(Q) and Ek(Q), a defect must absorb energy from the
lattice. The capture time is expected to be shorter than the optical phonon relaxation time, and
optical phonons emitted by hot electrons would provide the energy necessary for reaching the
cross-over (Shi, Mie´ville, and Dutoit 1993). However, since the energies of optical phonons in
silicon are higher than 50 meV (Johnson 1959; Strauch, Mayer, and Dorner 1990), this effect is
not expected to be relevant at the drain biases used in this work. Hence, the equilibrium lattice
temperature T is used in Eq. 6.7.
The second question is regarding which value for the average thermal velocity v of the elec-
trons should be used. If the electron gas is in thermal equilibrium with the lattice, v obviously
follows the lattice temperature. But this assumption will fail if the electrons are heated by the
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Figure 6.5: Mean lifetime for capture (solid symbols) and emission (open symbols) as a function of
gate bias at 4.2 K. Threshold voltage VT is approximately 1.1 V. Design channel width and length are
W = 0:8µm and L = 80nm, respectively. Gate oxide thickness tox is 4.0 nm.
electric field, which can be the case even for small drain biases in sub-100nm MOSFETs, spe-
cially at low temperatures. Under these conditions, v depends on the drain bias VD, and τc is
expected to decrease with increasing VD.
In order to develop a quantitative approach for carrier heating due to the longitudinal electric
field, the evaluation of the relative importance of elastic and inelastic scattering in the inversion
layer is needed.
The design channel lengths of the devices under observation in this chapter are 80 nm, 50
nm or 30 nm. For the devices with a channel length of 80 nm there was no low energy ion
implantation to adjust the threshold voltage, leading to a relatively low dopant concentration at
the channel surface. Hence, most of the electrons are expected to travel from source to drain
without suffering inelastic scattering at low temperature, as long as the drain bias is kept small.
Elastic scattering does randomize momentum but does not change the kinetic energy. This is
then related to the electrostatic potential along the channel. In a first order approximation, it can
be assumed that the kinetic energy of inversion layer electrons is proportional to the longitudinal
electrical field multiplied by the relative position from the source, and to the equilibrium lattice
temperature Tl. In other words, the electrons are assumed to be in thermal equilibrium with the
lattice at the source and then accelerated towards the drain by the longitudinal electrical field,
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and that elastic scattering does prevail. This leads to the following expression for kinetic energy:
Ek(l) = kBTl +qVD
l
L
(6.22)
where (l=L) is the fraction of the drain-source potential which appears between the trap and the
source. If the trap is at the source side of the channel (l=L) 0. At the drain side (l=L) 1.
It follows that the electron velocity is then simply given by
v =
r
2Ek
m
=
s
2(kBTl +qVD lL)
m
(6.23)
At higher temperatures and higher drain biases, the electron velocity in the channel can be
better calculated as being (Taniguchi and Mamaguchi 1991)
v =
r
v2th
Te
Tl
+ v2d (6.24)
where Te and Tl are the electron and lattice temperatures, respectively, and vd is the electron drift
velocity as a function of the longitudinal electrical field El , that is, vd = µ(El)El .
The fact that the electrons are gradually accelerated between source and drain in this short
devices makes it possible to determine the effects of electron heating due to the longitudinal
electric field. The decrease in τc due to an increase in VD will depend on the distance of the trap
from the source. This effect was observed experimentally by studying the VD dependence of τc
in the forward and reverse modes, and shows that RTS measurements thus constitute a valuable
way to evaluate electron heating in deep-submicron MOSFETs.
At 4.2 K the equilibrium thermal energy is kBT  0:36meV and electron heating can occur at
drain biases as small as some tenths of 1meV . If the trap is near the drain, the term due to electron
heating in the right side of 6.23 will become dominant at drain biases greater than 1mV , and one
would expect the mean thermal velocity of the electrons to increase with the square root of VD.
According to Eq. 6.5, one would then expect the capture time to show a 1=
p
VD dependence.
The data shown in Fig. 6.6 displays a much stronger dependence on VD for forward operation,
whereas τc is quite insensitive to changes in VD when source and drain are interchanged. The
exponential dependence of the capture time on VD seen in forward operation can not be brought
about only by changes in v. As the drain bias is small compared to (VG VT ), the inversion layer
electron concentration n is not substantially affected by VD. Hence, the efficiency of the capture
process, thus σ, must be governed by a local, non-equilibrium temperature. Since it can not be
implied that the whole lattice is at temperature Te, it has to be verified if electron heating is not
affecting the activation energy for capture, EB in Eq. 6.6.
Electron capture is known to proceed via all states which can supply the extra electron
needed (van Vliet 1994; Bonani, Ghione, Pinto, and Smith 1998). According to Eq. 6.4, the
actual rate depends on the probability that a given state is occupied, its overlap with the trapped
state and the activation energy out of the state. The effect of electron heating is schematically
shown in the configuration-coordinate diagram of Fig. 6.7. The broken lines show the variation
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Figure 6.6: Mean lifetime for capture as a function of drain bias at 4.2 K for forward (solid symbols)
and reverse (open symbols) operation. The threshold voltage VT of the device is about 1.0 V. Design
channel width and length are W = 1:2µm and L = 80nm, respectively. Gate oxide thickness tox is 4.0 nm.
of total energy of the empty defect plus inversion layer electron as the electronic energy is in-
creased. The full curve with the filled circle represents the total energy of the defect with its
trapped electron. The activation energy for capture is represented by the energy difference be-
tween the minimum of a given broken curve and its intersection with the full curve. It can be
seen from the figure that the activation energy decreases as the electron temperature increases.
Since the capture time as given by 6.5 will exponentially depend on the activation energy EB,
this factor then explains the dependence observed in Fig. 6.6.
For the reversally operated device one has l=L 0, and no significant carrier heating in the
inversion layer near the trap is expected.
At room temperature it is not possible to locate the traps between source and drain using the
above technique, because, once again, there is a competing effect that makes the analysis difficult.
Namely, if VD is of the order of (VG VT ), the drain bias can strongly influence the surface
potential at the trap. This is particularly true for our extremely short devices, and this effect is
expected to be more pronounced if the trap is located near the drain side. An increasing VD will
cause the amount of inversion at the trap to decrease, where n in Eq. 6.7 will decrease. Hence, one
would expect τc to increase with VD, which is in contradiction to the decrease in τc expected from
an increasing v. This effect has particular importance when the device is biased near threshold.
When the device is biased well above threshold and VD is kept comparatively small, the decrease
in n is small compared to the increase in v, as it was the case for the devices studied at low
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Figure 6.7: Configuration coordinate diagram showing the effect of carrier heating. The energy E is
the sum of the elastic and electronic energies. It is plotted against one lattice coordinate Q.  labels the
localized defect electronic state. The broken curves labeled with Æ represent the variation of E for the
empty trap and the free electron as the electronic energy increases. The mean capture time depends on
the occupation probability of these states, the activation energy and the overlap with the final state. The
activation energy for capture is given by the energy difference between the minimum of a given broken
curve and its intersection with the full curve. It appears to decrease with increasing electronic energy.
temperature. Unfortunately, all traps found in the devices studied at room temperature are active
near threshold.
Furthermore, at room temperature and higher drain biases inelastic scattering starts playing
a major role and Eq. 6.23 becomes inappropriate. To estimate v near threshold using Eq. 6.24 is
a very time consuming task and good accuracy is not expected. Nevertheless, there are traps for
which it is possible to get some information concerning their location. The data shown in Fig. 6.8
reveals a quite asymmetrical behavior of the capture time as source and drain are interchanged.
Whereas τc strongly increases with increasing VD under forward operation, the changes in τc are
much less significant if the device is operated reversally. The significant increase in τc can be
only brought about by a decrease in the level of channel inversion below the trap. Hence, one
has to conclude that the trap is located near the drain. If the device is operated near threshold,
increments in the drain bias strongly reduce the level of inversion at the drain side of the channel.
The source side is much less affected.
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Figure 6.8: Mean lifetime for capture as a function of drain bias at room temperature under forward
(solid symbols) and reverse (open symbols) operation for the same device as in Fig. 6.4.
6.2.2 Amplitude as a Function of Bias Point
The first step in estimating the amplitude of the random telegraph signal due to number fluc-
tuation is to determine the number of free carriers in the channel. This was done by using
the two-dimensional electrical simulator DESSIS (ISE - Integrated Systems Engineering AG
1994). The simulation results showed that for devices with W = 1µm, L = 50nm, tox = 5nm and
substrate doping NSub = 8 x 1017 cm 3, the inversion layer charge density is of approximately
8 x 1010 cm 2 at threshold. Hence, there are about 50 free carriers in the active area of the de-
vice at threshold. If one of these is trapped a considerable fraction of the image charge is not
located in the channel, but rather on the gate electrode and in the substrate, as can be inferred
from eq. 6.19 and confirmed in numerical simulations done by (Martin, Li, Worley, and White
1997) and by (Mueller and Schulz 1992). The image charge in the channel induced by one trap is
expected to be as small as 0:2 at threshold, for devices with thin gate oxide (Mueller and Schulz
1992). The estimate ∆N = 1 is thus a worst case.
The amplitude of the signal due to mobility fluctuations can be estimated making the sim-
plifying assumption that the trap is not a source of scattering when it is empty. This means that
1=µtrap = 0 when the trap is empty. Hence, µ+∆µ, the mobility at the high current state, is the
mobility limited by all other scattering centers in the channel (i.e., µ+∆µ = µch). The mobility µ
in the low current state is then given by 6.20.
One clarifying step can be calculating the scattering cross-section of the trap needed to cause
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a mobility fluctuation ∆µ. This can be done by solving 6.20 for 1=µtrap and inserting the result
in 6.21. This leads to the following expression for the scattering cross-section:
σ =
qWL
mv

1
µ
 
1
µ+∆µ

(6.25)
In order to cause a change in mobility of, for instance, ∆µ=µ = 2% in a transistor with W =
1µm, L = 50nm and µ = 300cm2V 1s 1 (a typical mobility value for the devices with NSub =
8 x 1017 cm 3) at room temperature, the trap must have a scattering cross-section of 160nm.
This dimension is larger than the channel length and at least one order of magnitude larger
than realistic scattering cross-sections. These are expected to be of the order of the screening
length( 10nm at 300K). As the RTS amplitude is overestimated by the assumption that the trap
is not a source of scattering when it is empty, even greater scattering cross-sections would be
needed.
Therefore, total RTS amplitudes as the ones measured can not be explained by the combined
effect of number and mobility fluctuations in a uniform channel model. In addition, this mecha-
nism can also not explain the wide range of amplitudes found in this work. It therefore appears
that there is a real effect that is not accounted for by this model.
It has already been suggested by some authors that the range of amplitudes may be accounted
for by some scattering centers being more strategically located than others (Siegert, Vitanov, and
Eisele 1994; Martin, Li, Worley, and White 1997; Mueller and Schulz 1992; Ralls, Skocpol,
Jackel, Howard, Fetter, Epworth, and Tennant 1984; Wang, Chang, Chiang, Wang, Zous, and
Huang 1998). The starting point is in general fluctuations in the surface potential due to a spa-
tially random distribution of fixed charges close to the Si=SiO2 interface. Each fixed charge is
assumed to cause a perturbation similar to the perturbation caused by the traps responsible for the
RTS noise, and the perturbation cause by the fixed charges is assumed to be time independent.
The anomalous behavior in the dependence on gate voltage shown by the amplitude of the
RTS depicted in Fig. 6.9 can not be appropriately explained by the uniform number and mobility
fluctuation model. Based on the experimental data, this behavior is suggested to be originated
by surface potential fluctuations in the channel inversion layer. An inhomogeneous potential
distribution can be caused by a random individual dopant distribution in the channel (Asenov
1998; Stolk, Widdershoven, and Klaassen 1998). This inhomogeneity can allow for an early
turn on in some parts of the channel. This is depicted in Fig. 6.10, where it is assumed that the
channel can be subdivided into segments with different threshold voltages. The probability for
a channel potential configuration which result in direct paths (filaments with lower VT ) between
source and drain increases with the increase in channel width and decrease in channel length.
The devices used in this work all have W >> L.
In an inhomogeneous channel, one can expect amplitude and capture time to depend on the
relative position of the trap. If the trap is located above one segment that does carry current at
the given gate voltage, the capture time is expected to be short and the charged defect will scatter
the electrons in the segment. For a trap over a segment with a higher VT , which is therefore
much less inverted for the device operated near threshold, the capture time will be longer and the
number of electrons that are effectively scattered by the charge trap will be smaller.
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Figure 6.9: Anomalous behavior in the gate voltage VG dependence of the RTS amplitude at room
temperature.
A simplified speculative configuration that can explain the experimental data of Fig. 6.9 is
presented in Fig. 6.10. Only the segments with the three lowest threshold voltages, VTh1 <VTh2 <
VTh3, are explicitly shown. The channel will then be gradually built up by this segments (perco-
lation paths). The trap is located over the filament with a threshold voltage equal to VTh2. First
segment 1 starts conducting. As the gate voltage increases, segment 2 turns on, and the trap
can become active. Worst case, the conductivity perturbation is assumed to be a round disk of
zero conductivity that can block the entire filament. At this point, little current is carried by this
segment and the amplitude of the RTS will be low. In weak inversion, the inversion layer charge
density grows exponentially with increases in VG. In strong inversion it shows a linear depen-
dence on VG. In moderate inversion it goes over from the exponential to the linear dependence.
Hence, depending on the difference between VTh1 and VTh2, the fraction of the total source-drain
current carried by the second segment can increase, as VG is increased. Consequently, the RTS
amplitude can also increase. As the gate voltage increases further, segment 3 will also begin
carrying current, and the fractional measure of the current flowing through the second segment
will start decreasing. Furthermore, with an increasing level of inversion in the second segment,
screening will become more effective. Thus, the RTS amplitude is then expected to start decreas-
ing.
Although anomalous gate voltage dependence in RTS was previously observed (Kirton, Uren,
Collins, Schulz, Karmann, and Scheffer 1989), this is the first time that the described mechanism
has, to this author’s knowledge, been suggested. Placing single traps into strategic positions, that
is, in the correct current filament of a nonuniform channel, can lead to the behavior depicted in
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Figure 6.10: A simplified speculative channel configuration that can explain anomalous RTS amplitude
dependence on gate voltage. The channel is viewed as being built up by several segments with different
threshold voltages. Only the segments with the three lowest gate voltages, VTh1 < VTh2 < VTh3, are ex-
plicitly shown. There is an interface trap in the second segment. When the trap is charged and scatters
channel carriers it is represented by the disk with reduced conductivity.
Fig. 6.9.
This mechanism can also be the origin of the unexpected high RTS amplitudes measured
in some probes. The signal amplitude strongly depends on the position of the individual trap
relative to the percolation pattern of MOSFETs operated near threshold. If the trap is located in
the segment that start conducting first, an unexpected high RTS amplitude will be measured.
Continuing the analysis of the RTS amplitude dependence on bias point, its dependence on
VD is studied. Figures 6.11 and 6.12 show that the amplitude of the signal does significantly
decrease with increasing drain bias, at low temperature. The changes in ∆I for the device of
Fig. 6.11 are more accentuated when it is forward biases, indicating that the trap ins near the
drain under this condition. As a first step to understand the dependence of the RTS amplitude
on drain bias, one could try to explain the experimental data using the classical approach, that
is, studying the effect of electron heating on the parameters that determine the scattering cross-
section at low temperature.
At low temperature the scattering cross-section of a charged center depends on the kinetic
energy of the electrons and on the screening of its potential by the two-dimensional electron
gas. For low drain bias at cryogenic temperatures, an increase in VD results in an increase in the
kinetic energy of the electrons. This increase in the kinetic energy of electrons tends to reduce
scattering but at the same time reduce the screening effect. Therefore, the actual kinetic energy
dependence is determined by the relative importance of these two effects. In order to investigate
if this assumption can explain the experimental data, the screening length lS and the critical
radius rC of the scattering potential must be estimated. The critical radius rC can be assumed
to be equal to the radius at which the interaction energy is larger than the kinetic energy of the
electron (Simoen, Dierickx, Claeys, and Declerck 1992), where, it is assumed that the electron
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Figure 6.11: The dependence of the RTS amplitude on drain bias VD under forward (F) and reverse (R)
operation at different gate voltages VG. Device channel width and length are W = 1:2µm and L = 80nm,
respectively. The gate oxide thickness is tox = 4:0nm. Measurements were carried out at 4:2K.
is scattered once the interaction energy gets larger than the kinetic energy.
The presence of the trapped electron at the interface changes the local surface potential and
channel electrons are scattered by the Coulombic potential
V(r) =
q
4piεscr
(6.26)
where r is the distance between the trapped and the channel electron and εsc the permittivity of
silicon. Equating this Coulomb potential to the the kinetic energy of the electron Ek (in eV), one
gets the following expression for the critical radius:
rC =
q2
4piεscEk
(6.27)
As discussed in chapter 2, in strong inversion screening of the Coulomb potential by the
channel carriers does occur. The potential fluctuation then typically extends over some screening
lengths lS, which for a two-dimensional electron gas can be approximated as (Singh 1993)
lS =
p
2
εscEk
qNinv
(6.28)
The kinetic energy in the channel can be estimated with the same assumption already done
above, i.e., assuming that mainly elastic scattering does occur between drain and source. This is
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Figure 6.12: Measured RTS amplitude as a function of drain bias VD for different gate voltages VG at a
temperature of 4:2K. Device channel width and length are W = 0:8µm and L = 80nm, respectively. The
gate oxide thickness is tox = 4:0nm.
the expected case at low temperatures up to moderate drain bias, and 6.22 can then be used for
the kinetic energy of the electrons in the inversion layer.
In Fig. 6.13 both rC and lS are plotted as a function of temperature, i.e., average kinetic energy
Ek. An average kinetic energy of 1meV corresponds to an electron temperature Te  12K. The
trap length is defined as the smallest of rC and lS. While rC increases with 1=Ek, lS decreases
with Ek and the curves will cross at a sufficiently low Ek. It follows that for the range of kinetic
energies used in this work the trap length is determined by lS in strong inversion and by rC in weak
inversion. The inversion layer charge density can be estimated using the oxide capacitance Cox.
For the device of Fig. 6.11 operated at the bias point where RTS is observed (VG VT  1:0V),
the inversion layer charge density is calculated to be Ninv 5:4x1012. For the device of Fig. 6.12,
VG VT  1:3V and Ninv  7:0x1012. Hence, for both devices the trap is active when they are
biased in strong inversion. Thus, after the results shown in Fig. 6.13, the scattering at Coulombic
centers is expected to increase as the electron gas is heated by the longitudinal electric field.
The mobility as estimated by µe f f = (LID)=(WVDqNinv) did remain essentially constant at
the high current state over the whole range of VD under analysis (0:1mV <VD < 16:0mV ). Only
for the device of Fig. 6.12 operated at the lowest drain biases (VD  1mV ) a slight decrease in
mobility could be seen as VD was increased. It must than be concluded that the changes in ∆ID
are related to carrier scattering at the charged trap. Since screening is expected to become less
effective as the thermal energy increases, scattering at the charged trap should become stronger.
Hence, ∆I should be expected to increase as the electron gas is heated by the longitudinal electric
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Figure 6.13: Screening length and critical radius of the scattering potential (trap) as a function of T
(average kinetic energy). The screening length is calculated for three different values of the inversion
layer charge density, corresponding to weak (3:3x108cm 2), moderate (1010cm 2) and strong (1012cm 2)
inversion.
field, which is in contrast to these experimental results. It must then be concluded that the
classical approach does not hold for very short devices operated at cryogenic temperatures.
According to the Monte Carlo simulations of the low-temperature behavior of inversion layer
electrons performed by (Borzdov and Petrovich 1997), a decrease in scattering may occur if the
electron gas is slightly warmed up by the longitudinal electric field. Other authors have also
suggested that mobility could increase with temperature up to T  50K or so, due to changes in
Coulomb scattering (Singh 1993). This would lead to decreases in the RTS amplitude as the drain
bias is increased and the electron gas becomes consequently heated, resembling the experimental
results obtained in this work. Unfortunately, there is no analytical form to treat the problem and
one has to conclude that Coulomb scattering calculations can be performed properly only by
complex numerical simulations.
7. Relevance for Nanoscale Electronics
In the previous chapters it was demonstrated that the behavior of sub-100 nm MOS devices
can strongly deviate from that of their counterparts of greater dimensions. According to the
silicon technology roadmap (SIA - Semiconductor Industry Association 1997), MOS devices
with feature sizes below 100 nm should enter mass production around the year 2006. This will
affect the performance of integrated circuits and systems in two quite different ways: i) the
deviations can become a major factor limiting performance or ii) new phenomena found in these
devices can be used to develop novel circuit concepts that can enhance performance further.
Concerning the first point, it has to be considered that the supply voltages are being contin-
uously lowered, in order to reduce the power consumption of the individual devices (essential
to allow high packing densities) and assure device reliability (e.g., scaling of the electric fields).
A supply voltage VDD  1:0V and threshold voltage VT  0:2 are demanded for logic circuitry.
The steady decreasing supply voltages will make circuits more sensitive to fluctuations in device
electrical characteristics. Furthermore, the decreasing device dimensions will boost fluctuations.
As discussed in chapter 6, the trapping and detrapping of electrons at individual defect sites can
cause large channel conductance fluctuations. In section 6.2.2, it was shown that the influence of
the traps on channel conductance depends on their location along the channel and on the range
of gate biases in which the trap is active. It was also discussed that the relative amplitude of the
fluctuations is expected to increase as the active device area decreases. These fluctuations are
directly related to the device noise levels, and noise may become an issue for the reliability of
circuits based on devices with smaller dimensions, particularly if the voltage swing between the
on and off states continues to decrease.
In section 6.2.2, RTS behavior suggesting a highly inhomogeneous channel potential at de-
vice turn on was also found. This channel potential fluctuations lead to devices with an increased
threshold voltage VT scatter. Hence, scatters in VT can start playing a major role if the supply
voltage continues to decrease.
The designers of future high performance integrated circuits with billions of devices have
to keep all these issues in mind while defining the circuits and system architectures and, since
the devices will keep shrinking to dimensions even shorter as the ones studied in this work, it
is likely to become relevant for the correct modeling of MOSFET characteristics, that the new
phenomena discussed in chapters 4 and 5 is accounted for in future device and circuit simulators.
It can thus be expected that at the smallest dimensions single electron effects will limit normal
transistor action.
Concerning innovative circuits and systems approaches, the constant improvements in device
processing techniques, making devices with always smaller feature sizes available, may open the
97
98 Relevance for Nanoscale Electronics
I bias
V
Vth
out
in1V
Vin2
Figure 7.1: A neuron device built using only one SET.
door for new device and circuit concepts.
As described in sections 5.5 and 5.6, if there is a small isolated island or dot between the
source and drain reservoirs and this island is capacitively coupled to the gate contact of the MOS
structure, one has a Single Electron Transistor (SET). SET is at present believed to be useful
mainly for memory, electrometer and metrology applications (ESPRIT Long Term Research:
Microeletronics Advanced Research Initiative (MEL-ARI) 1999), although other possible appli-
cations, as in analog neural networks are also being investigated. An example that shows why
a SET can be used to implement an extremely compact neuron device is depicted in Fig. 7.1
(Goossens 1998). The inputs define a capacitive charge addition circuit, and the output voltage
of the current biased SET is a periodic function of the input voltages.
SET logic has also been proposed (Fujiwara, Takahashi, Yamazaki, Namatsu, Nagase, Kuri-
hara, and Murase 1999). The most attractive approach is to implement circuits with reduced
complexity based on the higher functionality offered by these devices. This leads to a reduction
in the implementation cost per function. It is extremely desirable that such functional devices can
be integrated on a single chip with MOSFETs, justifying the recent research efforts in the field
of MOS-based SET technologies. One example of a logic gate that takes advantage of the higher
functionality of these devices is shown in Fig. 7.2 (Goser and Pacha 1998). It is a programmable
gate, where the Boolean function can be determined by means of the control input. Using this
approach a CMOS-like logic family could be implemented.
One final example, showing a circuit approach where both MOSFETs and SETs are inte-
grated to compose a single-electron memory is depicted in Fig. 7.3 (Yano, Ishii, Sano, Mine,
Murai, Hashimoto, Kobayahi, Kure, and Seki 1999). Integrating SETs and MOSFETs on the
same circuit makes it possible to take advantage of the best features of both worlds. Further-
more, changing the whole circuit concept from the conventional MOS technology to a new SET-
based approach may be very cost intensive, as well as technologically as in the human aspect.
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Figure 7.2: A programmable NAND/NOR logic gate composed of capacitively coupled SETs.
Therefore, a hybrid circuit approach seems to be economically advantageous and may favor the
transition.
As discussed in chapter 2, a finite gate voltage VT is required to turn the channel of a MOS-
FET conductive. In addition, if the channel area is small enough, the trapping of an electron into
a localized state (such as an interface state or a quantum dot), can strongly affect the channel
current. This was demonstrated in chapter 6, where it is shown that the trapping of a single elec-
tron into an interface state can induce significant changes in the channel current. The group at
Hitachi Ltd. (Yano, Ishii, Sano, Mine, Murai, Hashimoto, Kobayahi, Kure, and Seki 1999) takes
advantage of this two basic facts to propose the single-electron memory element of Fig. 7.3(a).
Memory operation can be achieved by controlled transfer of a single electron from and into
the storage dot. Because of the barrier region formed between the storage dot and the reservoir
(the source), and because of the small capacitance of the dot, Coulomb blockade can be achieved.
By increasing the gate voltage to a given value (well above VT ), an electron is transfered into the
dot at this critical VG value. This point is labeled as ”write” in Fig. 7.3(b). As can be seen on
this figure, the trapping of a single electron into the dot shifts the threshold voltage VT of the
MOSFET. The resulting hysteresis can be used for memory. By sensing the current difference
between the two states, the stored information can then be retrieved. This point is labeled as
”read condition” in the figure.
Although the alternative design approaches presented above are very promising, there are
major challenges and difficulties for SET-based circuits and systems. The most serious techno-
logical bottleneck seems to be overcoming the problem of background charge fluctuations, which
can lead to severe reliability problems. A single background charge, such as a charged ion in the
insulator, might strongly affect the electrical behavior of those devices (Likharev 1999). One
alternative could be to approach this problem from both the circuit and system front. Neuronal
networks, for instance, are known to be robust to variations in hardware, and if large systems
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Figure 7.3: (a) Schematic representation of a single-electron memory element. (b) The schematic drain
current versus gate voltage behavior of the proposed memory element. After (Yano, Ishii, Sano, Mine,
Murai, Hashimoto, Kobayahi, Kure, and Seki 1999).
able to overcome this problem will be developed, neuronal networks are likely to be among
them (Goossens 1998). For the circuit presented in Fig. 7.2, co-tunneling is also a challenge.
In section 5.6 it was shown that the Negative Differential Resistance (NDR) characteristics
found in the devices studied in this work can match that of SETs, although it is not mature for
circuits and system applications. First of all, it is present only at cryogenic temperatures and for
small source-drain bias. Furthermore, it is not present in all devices, and the gate bias values
at which it does occur seems not to be determined by device processing parameters. Indeed,
device-to-device scattering has been the major concern against serious consideration of single-
electronics for mass production (Averin and Likharev 1991). Nevertheless, many groups are
working to achieve good NDR characteristics in MOS systems. To discuss all efforts being
undertaken at the moment is not the purpose of this work. One of the promising approaches
is the formation of tunneling junctions in thin silicon-on-insulator layers. Narrow insulating
regions can be produced between the source and drain reservoirs, defining an isolated island
capacitively coupled to the gate electrode (Ali and Ahmed 1994), needed if the device is to
operate as a SET. Other implementations have also been studied, as in the work of the group of
Mizuta, where a single-electron memory cell for use as a high-speed RAM in silicon technology
is presented (Mizuta, Katayama, Mu¨ller, Williams, Nakazato, and Ahmed 1998).
In conclusion, experiments indicate that advanced silicon nanofabrication processes could be
useful in implementing single electronic circuits in the near future.
8. Conclusion
This thesis covers mesoscopic phenomena in nanometer scale MOSFETs. The devices, studied
at low (0:3K < T < 35K) and room temperature, have channel lengths between 30 nm and 120
nm and channel widths between 0.6 µm and 100 µm. They are processed on (100) silicon in a
conventional planar bulk technology.
Mesoscopic phenomena in the form of negative differential resistance and single electron
switching events in the channel of the devices are demonstrated.
First, reproducible unexpected periodic transconductance oscillations in the drain current
versus gate voltage characteristics of nMOSFETs are studied. The oscillations, present from sub-
threshold up to strong inversion, are reproducible from sample to sample and with temperature
cycling. No dependency of the oscillation period on gate oxide thickness, channel length or
width could be observed. The period of the oscillations does not change in magnetic fields up
to 15 T. The periodic pattern smears out with rising temperature or increasing drain voltage,
but can be found at temperatures up to 35 K and drain source electrical fields up to 2:4kV=cm,
corresponding to a drain bias of 12mV for devices with a channel length of 50nm.
Various electric transport models for small size MOS systems are studied, such as hopping
conduction, resonant tunneling, universal conductance fluctuations, weak interference between
source and drain junctions, charge density waves, carrier density quantization and Coulomb
blockade. In order to verify if these different models fit experimental results, numerical cal-
culations and theoretical investigations are carried out.
The periodic transconductance oscillations found are a surprising phenomenon. Though they
are fairly reproducible and no dependency on device geometry could be observed, it is easier to
find them in the smallest devices. For several reasons, Coulomb blockade seems to be a rather
plausible explanation for the observed characteristics, although some questions, as the origin of
the quantum dots, remain open.
Second, the Random Telegraph Signal (RTS) was characterized at room and low tempera-
tures. The characterization of the Random Telegraph Signal indicated the possibility of observ-
ing the behavior of individual localized defect states (charge traps) close to the Si=SiO2 interface.
It is shown that a trap can be used as a probe into the local surface potential. The behavior of
the RTS does depend upon the properties of the trap and channel electrons. Hence, studying the
bias-voltage dependence of the Random Telegraph Signal, it is possible to acquire valuable in-
formation concerning the properties of the trap itself and the properties of the channel electrons
near it.
Regarding the trap properties, it is possible to determine the traps geometrical position along
the channel and its energetical location relative to the Fermi level at the Si=SiO2 interface. For
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the channel electron properties, it is shown that RTS is a valuable tool to study the channel po-
tential landscape, which becomes of particular interest if the trap is active near threshold. Due
to the stochastic nature of the channel dopant distribution and local fluctuations in channel geo-
metrical parameters, an inhomogeneous potential distribution can be present in the channel. This
inhomogeneity can allow for an early turn on in some parts of the channel. As a result, the bias
dependence of the RTS will show an anomalous behavior. Studying this anomalous behavior
provides important knowledge concerning the mechanisms that influence electrical channel for-
mation in ultra short devices. Furthermore, it is shown that RTS analysis is a valuable way to
study effects as Coulomb scattering and electron gas heating in very small area devices.
Finally, this work attempts to put forth that RTS will become of increasing relevance as
device dimensions keep shrinking and supply voltages continue to be lowered, suggesting that
RTS noise may become an issue for advanced MOS-technologies, particularly for low power and
analog-digital mixed-mode applications.
A. Kurzfassung
Der Hauptgrund fu¨r den Erfolg der Halbleiterindustrie ist deren fortwa¨hrende Fa¨higkeit, Elektro-
nikprodukte mit sinkenden Kosten pro Funktion bei gleichzeitig steigender Leistung zu liefern.
Dies begru¨ndet sich durch die stetige Reduktion der Bauelementgro¨ße verbunden mit einer kon-
tinuierlich wachsenden Packungsdichte. So kommen im Jahr 2012 voraussichtlich Produkte auf
den Markt, die auf Bauelemente mit einer minimum feature size von 35 nm basieren und 108
Transistoren pro cm2 aufweisen (SIA - Semiconductor Industry Association 1997).
Ab einer bestimmten Bauelementgro¨ße versagt jedoch die Skalierung der physikalischen Pro-
zesse und neue Pha¨nomene, die bei gro¨ßeren Strukturen nicht auftreten, bestimmen das Bau-
elementverhalten. Dies wirkt sich, falls die Bauelemente nicht angemessen charakterisiert und
modelliert werden, hinderlich auf die weitere Entwicklung der Halbleiterindustrie aus. Daher ist
das Hauptziel dieser Arbeit, die elektrische Charakterisierung und Modellierung von Sub-100
nm MOS-Feldeffekttransistoren voranzubringen. Dabei ist das Ziel ein physikalisches Modell,
das auf mathematischem Wege die physikalischen Eigenschaften der untersuchten Bauelemente
beschreibt.
Die experimentell gewonnenen Daten werden mit den Vorhersagen von verschiedene Model-
len verglichen. Einige dieser Modelle sind in Simulatoren eingebettet. Auf diese Weise wer-
den numerische Werte fu¨r die Parameter gewonnen und es wird u¨berpru¨ft, ob das Modell den
gestellten Anforderungen entspricht. Gegebenenfalls werden die Modelle optimiert und neue
Messungen und Simulationen durchgefu¨hrt.
Im Rahmen dieser Arbeit wurden MOS-Transistoren, deren Kanalla¨nge und Kanalweite zwi-
schen 30 nm und 120 nm bzw. 0,6 µm und 100 µm liegen, sowohl bei niedriger (0;3K <T < 35K)
als auch bei Raumtemperatur untersucht. Hergestellt wurden diese Schaltungselemente auf (100)
Silizium unter Verwendung einer konventionellen Planar-Bulk-Technologie, unter Einsatz eines
Stufen-Ru¨cka¨tzverfahren, entwickelt am Lehrstuhl fu¨r Bauelemente der Elektrotechnik der Uni-
versita¨t Dortmund. Es werden mesoskopische Pha¨nomene in Form von negativen differentiellen
Widersta¨nden in der Eingangskennlinie und Ein-Elektron-Schaltvorga¨nge im Kanalgebiet fest-
gestellt. Die reproduzierbaren unerwarteten Gegenwirkleitwertoszillationen von n-MOSFETs in
der Drainstrom gegen Gatespannung Kennlinie werden analysiert. Diese Oszillationen treten so-
wohl im Anlaufbereich als auch bei starker Inversion auf und sind sowohl von Probe zu Probe als
auch innerhalb von Temperaturzyklen reproduzierbar. Eine Abha¨ngigkeit der Oszillationsperi-
ode von der Gateoxiddicke, der Kanalla¨nge oder der Kanalweite la¨ßt sich dabei nicht beobachten.
Die Periode a¨ndert sich auch nicht bei anliegenden magnetischen Feldern von bis zu 15 T.
Die auftretenden periodischen Oszillationen sind ein u¨berraschendes Pha¨nomen. Obwohl
diese Oszillationen weitgehend reproduzierbar sind und keine Abha¨ngigkeit von den Bauele-
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mentgeometrien beobachtet werden ko¨nnen, ist es einfacher, sie an den kleinsten Bauelemen-
ten meßtechnisch zu erfassen. Das periodische Muster verschmiert mit steigender Temperatur
oder zunehmender Drainspannung und tritt bei Temperaturen u¨ber 35 K und elektrischen Drain-
Source-Feldern von u¨ber 2;4 kV=cm nicht mehr auf. Dies entspricht einer Drainvorspannung
von 12mV bei einer Kanalla¨nge von 50 nm.
Zur Erkla¨rung dieses Pha¨nomens werden zahlreiche Transportmodelle fu¨r MOS-Systeme
kleiner Abmessung analysiert, darunter Hopping-Transport, Resonanz-Tunnelung (Resonant Tun-
neling), allgemeine Transportfluktuation (Universal Conductance Fluctuations), schwache In-
terferenz zwischen der Source und Drain Verbindung, Ladungsdichtewellen (Charge Density
Waves), Ladungstra¨gerdichtequantisierung und Coulomb Blockade.
Zur ¨Uberpru¨fung der unterschiedlichen Modelle wurden numerische Berechnungen und theo-
retische Untersuchungen durchgefu¨hrt, und mit der experimentellen Ergebnisse verglichen. Ob-
wohl es Aspekte gibt, die das Modell der Coulomb Blockade in Frage stellen, liegen Anzeichen
fu¨r die Coulomb Blockade als eine plausible Erkla¨rung fu¨r die beobachteten Kennlinienverla¨ufe
vor.
Da dies das erste Mal ist, daß von diesen Pha¨nomen im Zusammenhang mit einem herko¨mm-
lichen Bulk-MOS-System berichtet wird, tritt die Vermutung auf, daß das Verhalten von Ultra-
kurzkanal Bauelementen noch unzureichend modelliert ist.
Im na¨chstem Teil wird ein weiteres Ein-Elektron Schaltungspha¨nomen behandelt. Es wird
gezeigt, wie sich das Verhalten von einzelnen Defektstellen im Oxid untersuchen la¨ßt. Das
Einfangen und Emittieren von Ladungstra¨gern durch einzelne Defektstellen bewirkt diskrete
Vera¨nderungen im Drainstrom. Diese sind unter dem Namen Random Telegraph Signal (RTS)
bekannt.
Eine Defektstelle kann als Sonde zur Bestimmung des lokalen Fla¨chenpotentials innerhalb
des Transistors verwendet werden. Das Verhalten des RTS ha¨ngt von den Defekteigenschaf-
ten und den Kanalelektronen ab. Folglich ko¨nnen durch Untersuchungen des RTS bezu¨glich
seiner Abha¨ngigkeit von der Vorspannung wertvolle Informationen u¨ber die Eigenschaften der
Defekstelle und auch der benachbarten Kanalelektronen gewonnen werden. In Bezug auf die
Defekteigenschaften ist es mo¨glich, die geometrische Position im Kanal und die energetische
Lage relativ zum Ferminiveau zu bestimmen.
Hinsichtlich der Eigenschaften der Kanalelektronen wird gezeigt, daß RTS ein wertvolles
Werkzeug ist, um die Potentialverteilung im Kanal zu analysieren. Dies ist von besonderem In-
teresse wenn die Defektstelle nah der Schwellenspannung aktiv ist. Aufgrund der stochastischen
Natur der Kanaldotierung und der lokalen Schwankungen der geometrischen Kanalparameter
kann eine inhomogene Potentialverteilung im Kanal vorhanden sein. Diese Inhomogenita¨t kann
fu¨r ein fru¨hzeitiges Einschalten des Transistors in manchen Kanalgebieten in Betracht gezogen
werden. Folglich zeigt die Vorspannungsabha¨ngigkeit des RTS ein anomales Verhalten. Eine
Untersuchung dieses anomalen Verhaltens liefert wichtige Information u¨ber den Mechanismus,
der die Kanalbildung in ultrakurzen Bauelementen beeinflußt.
Zusa¨tzlich wird gezeigt, daß die RTS-Analyse ein gutes Werkzeug zu Untersuchung der Elek-
tronengaserhitzung in sehr kleinen Bauelementen ist. Da die Bauelementgro¨ßen weiter sinken
und die Versorgungsspannung stetig reduziert wird, wa¨chst die Bedeutung des RTS. Folglich
wird RTS-Rauschen eine wichtige Rolle fu¨r moderne MOS-Technologien spielen, insbesondere
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fu¨r low power und analog-digital mixed-mode Anwendungen.
Das Ziel der Forschung, die im Rahmen dieser Arbeit dargestellt wird, ist ein besseres
Versta¨ndnis der Eigenschaften von ultrakurzen MOS-Bauelementen. Dies ist zwingend notwen-
dig fu¨r optimierte und zuverla¨ssige Systeme, einhergehend mit erho¨hter Produktqualita¨t.
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